# tinyML. EMEA

Enabling Ultra-low Power Machine Learning at the Edge

tinyML EMEA Technical Forum 2021 Proceedings

June 7 – 10, 2021 Virtual Event



#### Qualcom




## The Model-Efficiency Pipeline Enabling deep learning inference at the edge

Bert Moons, Engineer, Senior Qualcomm Technologies Netherlands B.V.

## Qualcomm Al Research



#### Advancing research to make Al ubiquitous





Perception

Object detection, speech recognition, contextual fusion



Reasoning

Scene understanding, language understanding, behavior prediction



Action Reinforcement learning for decision making

Power efficiency

Personalization

Efficient learning

We are creating platform innovations to scale Al across the industry



#### Qualcomm Research Netherlands

qualcomm.com/careers



search for Amsterdam

## Agenda

- Energy-Efficient machine learning and the computational budget gap
- The Model-Efficiency Pipeline reduces the cost of on-device inference

NAS

Compression

Quantization

Qualcomm Innovation Center, Inc. open sources through Al Model Efficiency Toolkit (AIMET)

What's next in energy-efficient AI






#### Al is being used all around us

increasing productivity, enhancing collaboration, and transforming industries

#### Al video analysis is on the rise


Trend toward more cameras, higher resolution, and increased frame rate across devices




2025

Increasingly large and complex neural networks for Natural Language Processing, Image and Video Processing

Source: Welling 7



Trend 1:
Increasingly complex
Neural Networks:
Image, NLP, video,
ensembles, higher
resolution, ...




#### Trend 1:

Increasingly complex Neural Networks: Image, NLP, video, ensembles, higher resolution, ...

#### Trend 2:

Faster, more efficient hardware platforms close the Budget Gap



1: Qualcomm® Hexagon™ 698 DSP in the Qualcomm® Snapdragon™ 865 running on the ASUS ROG Phone 3
2: Qualcomm® Hexagon™ 780 DSP in the Qualcomm® Snapdragon™ 780 running on the Oneplus 9 Pro
Qualcomm Hexagon and Qualcomm Snapdragon are products of Qualcomm Technologies, Inc. and/or its subsidiaries.

2020


2022

#### Trend 1:

Increasingly complex Neural Networks: Image, NLP, video, ensembles, higher resolution, ...

#### Trend 2:

Faster, more efficient hardware platforms close the Budget Gap



#### Trend 1:


Increasingly complex Neural Networks: Image, NLP, video, ensembles, higher resolution, ...

#### Trend 2:

Faster, more efficient hardware platforms close the Budget Gap

#### Trend 3:

Faster, optimized
Neural Networks and
Applications close the
Budget Gap



1: Qualcomm® Hexagon™ 698 DSP in the Qualcomm® Snapdragon™ 865 running on the ASUS ROG Phone 3
2: Qualcomm® Hexagon™ 780 DSP in the Qualcomm® Snapdragon™ 780 running on the Oneplus 9 Pro

Overland the Complete Complete

2020 2022

## Trend 3: The Model-Efficiency Pipeline

## The Model-Efficiency Pipeline

Multiple axes to shrink Al models and run them efficiently on hardware

Accurate Quantization

Neural architecture search

Pruning and Model Compression

#### Neural Architecture Search: automated design of on-device optimal networks

Training networks from scratch is expensive!

>2 GPU months to train a single SotA network on ImageNet ~4k USD per network using commercial cloud services

#### Neural Architecture Search: automated design of on-device optimal networks

Training networks from scratch is expensive!

Manual network
design requires
training many
networks from scratch
for every device


>2 GPU months to train a single SotA network on ImageNet ~4k USD per network using commercial cloud services











Spec B, Platform B











Spec C, Platform C

#### Neural Architecture Search: automated design of on-device optimal networks

Training networks from scratch is expensive!

Manual network
design requires
training many
networks from scratch
for every device

Solution

>2 GPU months to train a single SotA network on ImageNet ~4k USD per network using commercial cloud services

















Train



Spec A, Platform A

Spec B, Platform B

Spec C, Platform C

Cheap, scalable Neural Architecture Search reduces design and training costs of networks optimized for specific devices

# Existing NAS solutions do not address all the challenges



#### Lack diverse search

Hard to search in diverse spaces, with different block-types, attention, and activations
Repeated training for every new scenario



#### High cost

Brute force search is expensive >40,000 epochs per platform



#### Do not scale

Repeated training for every device >40,000 epochs per platform



#### Unreliable hardware models

Requires differentiable cost-functions
Repeated training phase for every new device

Introducing new AI research

## DONNA

Distilling Optimal Neural Network Architectures

Efficient NAS with hardware-aware optimization

Finds pareto-optimal architectures in terms of accuracy-latency at low cost



## Diverse search to find the best models

Supports diverse spaces with different celltypes, attention, and activation functions (ReLU, Swish, etc.)



#### Low cost

Low start-up cost equivalent to training 2-10 networks from scratch



#### Scalable

Scales to many hardware devices at minimal cost



## Reliable hardware measurements

Uses direct hardware measurements instead of a potentially inaccurate hardware model

#### **DONNA** 4-step process

#### **Objective:** Build accuracy model of search space once, then deploy to many scenarios

Bert Moons et al, ""Distilling Optimal Neural Networks: rapid search in diverse spaces, Arxiv20



## Define reference and search space once

#### **Define backbone:**

- Fixed channels
- Head and Stem



#### Varying parameters:

- Kernel Size
- Expansion Factors
- Network depth
- Network width
- Attention/activation
- Different efficient layer types

#### Define reference architecture and search-space once

A diverse search space is essential for finding optimal architectures with higher accuracy

## Select reference architecture


The largest model in the search-space

## Chop the NN into blocks

Fix the STEM, HEAD, # blocks, strides, # channels at block-edge

#### Choose search space

Diverse factorized hierarchical search space, including variable cell-types, kernel-size, expansion-rate, depth, # channels, activation, attention



Ch: channel; SE: Squeeze-and-Excitation

#### Define reference architecture and search-space once

Some example blocks in the shared search space: BasicBlocks, ShiftNets, MobileConv, Squeeze-and-Excitation

Choose search space


Examples of variable cell types that can be combined in a single search space

[1] K. He, "Deep Residual Learning for image recognition", CVPR16

[2] M. Sandler, "MobileNEtV2: Inverted Residuals and Linear Bottlenecks", CVPR18"

[3] A. Dosovitskiy, "An image is Worth 16x16 words: transformers for image recognition at scale", ICLR21

[4] W. Chen, "All you need is a few shifts: Designing efficient convolutional neural networks for image classification", CVPR19




#### Define reference architecture and search-space once

Some example blocks in the shared search space: BasicBlocks, ShiftNets, MobileConv, Squeeze-and-Excitation

Choose search space

Two example models, paretooptimal on a desktop **GPU** 



#### **DONNA** 4-step process

#### Objective: Build accuracy model of search space once, then deploy to many scenarios

Bert Moons et al, ""Distilling Optimal Neural Networks: rapid search in diverse spaces, Arxiv20



## Define reference and search space once

#### Define backbone:

- Fixed channels
- Head and Stem




#### Varying parameters:

- Kernel Size
- Expansion Factors
- Network depth
- Network width
- Attention/activation
- Different efficient layer types



#### Build accuracy model via Knowledge Distillation (KD) once






#### Use quality of blockwise approximations to build accuracy model



#### Build accuracy predictor via Blockwise Knowledge Distillation once


Low-cost hardware-agnostic training phase




#### **Build accuracy predictor via BKD once**

Low-cost hardware-agnostic training phase

#### State-of-the-art references achieve up to <u>0.65 KT</u> ranking\*



DONNA achieves up to <u>0.91 KT</u> on basic test sets and reliably <u>extends</u> to test sets with previously unseen cell-types: <u>0.8KT</u>



#### **Accuracy predictor**

Fit linear regression model



Linear Regression Model
Accurate predictions
Up to 10x improved
ranking vs DARTS

DONNA = Bert Moons et al, ""Distilling Optimal Neural Networks: rapid search in diverse spaces, Arxiv20

\* Changlin Li, et al, "BossNAS: Exploring Hybrid CNN-transformers with Block-wisely Self-supervised Neural Architecture Search, Arxiv 2021

#### **DONNA** 4-step process

#### Objective: Build accuracy model of search space once, then deploy to many scenarios

Bert Moons et al, ""Distilling Optimal Neural Networks: rapid search in diverse spaces, Arxiv20



#### Define reference and search space once


#### Define backbone:

- Fixed channels
- Head and Stem



#### Varying parameters:

- Kernel Size
- Expansion Factors
- Network depth
- Network width
- Attention/activation
- Different efficient layer types









different compiler versions, different image sizes





#### **Evolutionary search with real hardware measurements**

Scenario-specific search allows users to select optimal architectures for real-life deployments



NSGA: Non-dominated Sorting Genetic Algorithm 30

#### **DONNA** 4-step process

#### Objective: Build accuracy model of search space once, then deploy to many scenarios

Bert Moons et al, ""Distilling Optimal Neural Networks: rapid search in diverse spaces, Arxiv20



Define reference and search space once


#### Define backbone:


- Fixed channels
- Head and Stem




#### **Varying parameters:**


- Kernel Size
- Expansion Factors
- Network depth
- Network width
- Attention/activation
- Different efficient layer types







## DONNA finds state-of-the-art networks for on-device scenarios



DONNA efficiently finds optimal models over diverse scenarios

Cost of training is a handful of architectures\*


Method	Granularity	Macro- diversity	Search-cost / scenario 1 scenario, 10 models/scenario [FS <sub>e</sub> ]	Search-cost / scenario <b>∞</b> scenarios, 10 models/ scenario [FS <sub>e</sub> ]
OFA	Layer-level	Fixed	2.7+ <b>10</b> ×[0.05-0.15]	0.5 - 1.5
DNA	Layer-level	Fixed	1.5+ <b>10</b> ×1	10
MNasNet	Block-level	Variable	90+ <b>10</b> ×1	100
This Work	Block-level	Variable	9+ <b>10</b> ×0.1	1

Good OK Not good


#### DONNA == MnasNet-level diversity at 100x lower cost

DONNA applies directly to downstream tasks and non-CNN neural architectures without conceptual code changes

## **Object Detection**



## Vision Transformers



## The Model-Efficiency Pipeline

Multiple axes to shrink Al models and run them efficiently on hardware

Accurate Quantization

Pruning and Model Compression

Neural


architecture

search

#### **Unstructured Pruning of Neural Networks**


Pruning removes unnecessary connections in the neural network.

Unstructured pruning is non-trivial to accelerate on parallel hardware.




#### Structured compression through low rank approximations

Structured mathematical decompositions (SVD, CP, Tucker-II, Tensor-train,...) are easier to accelerate on parallel hardware



#### Structured compression through low rank approximations

- (Structured) Channel Pruning and Spatial-SVD typically work best.
- 50% compression @0.3% accuracy loss for ResNet-50



### The Model-Efficiency Pipeline

Multiple axes to shrink Al models and run them efficiently on hardware

Accurate Quantization

architecture search

Neural

Pruning and Model Compression

#### What is neural network quantization?

#### For any given trained neural network:

- Store weights in n bits
- Compute calculations in n bits

#### Quantization example



#### **Benefits**

- Reduced memory usage
- Reduced energy usage
- Lower latency

# Pushing the limits of what's possible with quantization

### Data-free quantization

Baseline training-free method with equalization and bias correction

- No training
- Data free

#### **AdaRound**

Outperform rounding to nearest

- No training
- Minimal unlabeled data

#### **Bayesian bits**

**Automated mixed-precision** 

- Training required
- Training data required
- Jointly learns bit-width precision and pruning

#### **SOTA 8-bit results**

Accuracy drop for MobileNet V2 against FP32 model

Data-Free Quantization Through Weight Equalization and Bias Correction (Nagel, van Baalen, et al., ICCV 2019)

SOTA 4-bit weight results



Up or Down? Adaptive Rounding for Post-Training Quantization (Nagel, Amjad, et al., ICML 2020)

SOTA mixed-precision results



Accuracy drop for MobileNet V2 against FP32 model for mixed precision model with computational complexity equivalent to a 4-bit weight model

Bayesian Bits: Unifying Quantization and Pruning van Baalen, Louizos, et al., NeurIPS 2020)

SOTA: State-of-the-art


#### Adaround Up or Down? Adaptive Rounding for Post-Training Quantization (Nagel, Amjad, et al., ICML 2020)

Traditional post-training weight quantization uses rounding to nearest:

However, rounding-to-nearest is not optimal

Rounding Method	Accuracy (%)		
Nearest	52.29		
Floor / Ceil	00.10		
Stochastic	52.06±5.52		
Stochastic (best)	63.06		

4-bit weight quantization of 1st layer of Resnet18, tested on ImageNet.



Up or Down?
How can we systematically find the best rounding choice?


#### AdaRound: learning to round

Minimize per-layer
 L2 loss of output
 features

 $\underset{\mathbf{V}}{\operatorname{arg\,min}} \quad \left\| \mathbf{W} \mathbf{x} - \widetilde{\mathbf{W}} \mathbf{x} \right\|_{F}^{2} + \lambda f_{reg} \left( \mathbf{V} \right)$ 


$$\widetilde{\mathbf{W}} = \mathbf{s} \cdot clip\left(\left[\left\lfloor \frac{\mathbf{W}}{\mathbf{s}} \right\rfloor\right] + h\left(\mathbf{V}\right)\right] \mathbf{n}, \mathbf{p}$$

Regularizer forces V to be 0 or 1



round down + learned value between [0,1]

• Regularization:  $f_{reg}\left(\mathbf{V}\right) = \sum_{i,j} 1 - |2h\left(\mathbf{V}_{i,j}\right) - 1|^{\beta}$ 



#### Comparison to literature

Setting a new SOTA for 4-bit post-training weight quantization

Optimization	#bits W/A	Resnet18	Resnet50	InceptionV3	MobilenetV2
Full precision	32/32	69.68	76.07	77.40	71.72
DFQ (Nagel et al., 2019)	8/8	69.7	-	-	71.2
DFQ (our impl.)	4/8	38.98	52.84	-	46.57
Bias corr (Banner et al., 2019)	4*/8	67.4	74.8	59.5	-
AdaRound w/ act quant	4/8	$68.55 \pm 0.01$	$75.01 \pm 0.05$	$75.72 \pm 0.09$	$69.25{\pm}0.06^{\dagger}$

Table 7. Comparison among different post-training quantization strategies in the literature. We report results for various models in terms of ImageNet validation accuracy (%). \*Uses per channel quantization. †Using CLE (Nagel et al., 2019) as preprocessing.




# Tools are open-sourced through AIMET

github.com/quic/aimet

github.com/quic/aimet-model-zoo

#### **AIMET**


State-of-the-art quantization and compression techniques



github.com/quic/aimet

#### **AIMET Model Zoo**

Accurate pre-trained 8-bit quantized models



github.com/quic/aimet-model-zoo

Join our open-source projects


#### AIMET Model Zoo includes popular quantized AI models


Accuracy is maintained for INT8 models – less than 1% loss\*

#### **Tensorflow**



#### Pytorch






<sup>\*:</sup> Comparison between FP32 model and INT8 model quantized with AIMET. For further details, check out: https://github.com/quic/aimet-model-zoo/

## What's next in efficient on-device Al

#### Ultimately limited gains from NAS, compression, uniform quantization


Current tools optimize existing architectures, leading to 1-3x gains over standard networks on device



<sup>1</sup> Qualcomm Adreno 660 GPU in the Snapdragon 888 running on the Samsung Galaxy S21 [2]Andrey Kuzmin, et al, "Taxonomy and Evaluation of Structured Compression of Convolutional Neural Networks", Arxiv 2019

#### What's next in efficient AI models?

Task Quality





# Mixed-Precision Quantized NAS




#### Mixed Precision outperforms uniform quantization

Bayesian Bits: Neural Networks can be optimized for mixed-precision.









The result: Some layers are fine with 8 bits, while others are fine with 2 bits. And some layers are pruned (green)


#### Many Ways to gain from mixed-precision

An academic system level example

• DVAFS: DVAS + subword parallelism op/J 10x @ 2b vs 8b









#### **Mixed Precision Quantized NAS**

- APQ builds on top of OFA
- +/- 1%, or 2.2x BOPS gains expected through joint NAS and Quantization



Tianzhe Wang, et al, ""APQ: Joint Search for Network Architecture, Pruning and Quantization Policy", CVPR2020

#### What's next in efficient AI models?



### Conditional networks



Input-dependent network architectures spend less time on easier samples

#### Classification: some samples are easier than others






Copyright Pixel Addict and Doyle (CC BY-ND 2.0), no changes made found through Huang, G, et al, "Multi-Scale Dense Networks for Resource Efficient Image Classification", ICLR2018

Input-dependent network architectures spend less time on easier samples

#### Early exiting, some samples are easier than others




Huang, G, et al, "Multi-Scale Dense Networks for Resource Efficient Image Classification", ICLR2018

Input-dependent network architectures spend less time on easier samples


Segmentation: backgrounds are abundant and easy to recognize

Detection: **Objects of interest** are relatively **rare** 




Input-dependent network architectures spend less time on easier samples

#### Dynamic Convolutions: exploiting spatial sparsity



Thomas Verelst, et al, "Dynamic Convolutions: Exploiting spatial sparsity for faster inference", CVPR20



Input-dependent network architectures spend less time on easier samples


#### Video: Subsequent frames are correlated






Input-dependent network architectures spend less time on easier samples

#### Temporal Skip-Convolutions in video segmentation/detection





Amirhossein Habibian, et al, "Skip-Convolutions for Efficient Video Processing", CVPR21

Input-dependent network architectures spend less time on easier samples

#### Conditional Early exiting in video/action recognition



Figure 1: Efficient video recognition by early exiting.






Figure 6: Accuracy vs. efficiency curves on ActivityNet.

#### What's next in efficient Al models?



#### What's next in efficient Al models?



#### Overview

- Energy-Efficient machine learning and the computational budget gap
- The Model-Efficiency Pipeline reduces the cost of on-device inference

NAS

Compression

Quantization

Qualcomm Innovation Center, Inc. open sources through Al Model Efficiency Toolkit (AIMET)

What's next in energy-efficient AI

### Questions?

Connect with Us



www.qualcomm.com/ai



www.qualcomm.com/news/onq



@QCOMResearch



https://www.youtube.com/qualcomm?



http://www.slideshare.net/qualcommwirelessevolution

#### Qualcomm

### Thank you

Follow us on: **f y** in **o** 

For more information, visit us at:

www.qualcomm.com & www.qualcomm.com/blog

Nothing in these materials is an offer to sell any of the components or devices referenced herein.

©2018-2021 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.

Qualcomm, Snapdragon, Adreno, and Hexagon are trademarks or registered trademark of Qualcomm Incorporated. Other products and brand names may be trademarks or registered trademarks of their respective owners.

References in this presentation to "Qualcomm" may mean Qualcomm Incorporated, Qualcomm Technologies, Inc., and/or other subsidiaries or business units within the Qualcomm corporate structure, as applicable. Qualcomm Incorporated includes our licensing business, QTL, and the vast majority of our patent portfolio. Qualcomm Technologies, Inc., a subsidiary of Qualcomm Incorporated, operates, along with its subsidiaries, substantially all of our engineering, research and development functions, and substantially all of our products and services businesses, including our QCT semiconductor business.



### **Premier Sponsor**




#### **Automated TinyML**

Zero-code SaaS solution

Create tiny models, ready for embedding, in just a few clicks!

Compare the benchmarks of our compact models to those of TensorFlow and other leading neural network frameworks.


Build Fast. Build Once. Never Compromise.





### **Executive Sponsors**

#### Arm: The Software and Hardware Foundation for tinyML



Resources: developer.arm.com/solutions/machine-learning-on-arm





### TinyML for all developers











#### Qualcom Al research

#### Advancing Al research to make efficient AI ubiquitous

#### Power efficiency

Model design, compression, quantization, algorithms, efficient hardware, software tool

#### Personalization

Continuous learning, contextual, always-on, privacy-preserved, distributed learning

#### Efficient learning

Robust learning through minimal data, unsupervised learning. on-device learning

A platform to scale Al across the industry



#### Perception

Object detection, speech recognition, contextual fusion

Reasoning

**Action** 

Reinforcement learning for decision making



Edge cloud







Mobile

IoT/IIoT







### SYNTIANT

<u>Syntiant Corp.</u> is moving artificial intelligence and machine learning from the cloud to edge devices. Syntiant's chip solutions merge deep learning with semiconductor design to produce ultra-low-power, high performance, deep neural network processors. These network processors enable always-on applications in battery-powered devices, such as smartphones, smart speakers, earbuds, hearing aids, and laptops. Syntiant's Neural Decision Processors<sup>TM</sup> offer wake word, command word, and event detection in a chip for always-on voice and sensor applications.

Founded in 2017 and headquartered in Irvine, California, the company is backed by Amazon, Applied Materials, Atlantic Bridge Capital, Bosch, Intel Capital, Microsoft, Motorola, and others. Syntiant was recently named a <a href="Maintenance-ES">CES® 2021 Best of Innovation Awards Honoree</a>, <a href="maintenance-shipped-over-10M">shipped over 10M</a> <a href="maintenance-units-worldwide">units worldwide</a>, and <a href="maintenance-units-units-worldwide">unveiled the NDP120</a> part of the NDP10x family of inference engines for low-power applications.

www.syntiant.com





### **Platinum Sponsors**



Part of your life. Part of tomorrow.

www.infineon.com



# Add Advanced Sensing to your Product with Edge AI / TinyML

https://reality.ai







### Pre-built Edge Al sensing modules, plus tools to build your own

#### Reality AI solutions

Prebuilt sound recognition models for indoor and outdoor use cases

Solution for industrial anomaly detection

Pre-built automotive solution that lets cars "see with sound"

#### Reality AI Tools® software

Build prototypes, then turn them into real products

Explain ML models and relate the function to the physics

Optimize the hardware, including sensor selection and placement



### **Gold Sponsors**



Adaptive AI for the Intelligent Edge

Latentai.com




### **Build Smart IoT Sensor Devices From Data**

SensiML pioneered TinyML software tools that auto generate AI code for the intelligent edge.

- End-to-end AI workflow
- Multi-user auto-labeling of time-series data
- Code transparency and customization at each step in the pipeline

We enable the creation of productiongrade smart sensor devices.



sensiml.com



### **Silver Sponsors**

















### Copyright Notice

The presentation(s) in this publication comprise the proceedings of tinyML® EMEA Technical Forum 2021. The content reflects the opinion of the authors and their respective companies. This version of the presentation may differ from the version that was presented at tinyML EMEA. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyML.org