

Agenda

- + Background
 - Evolution of compute at the edge
 - Key challenges and solutions
- → Technology Overview
 - Arm solutions for Machine Learning
 - Paddle on Cortex-M
- → MLOps: Develop & Test with Arm Virtual Hardware
 - Arm Virtual Hardware overview
 - Develop with Arm Virtual Hardware
 - Test with Arm Virtual Hardware
- + Summary
 - Developer resources






© 2023 Arm

Background

The Future of ML Shifts to the Edge

Machine Learning is Being Deployed Everywhere











Evolution of Compute at the Edge


+ Embedded











+ Connectivity






+ Machine Learning







Key Challenges and Solutions







Technology Overview

Unlocking TinyML Use-cases with High-performance Cortex-M

© 2023 Arm

Arm is Enabling Machine Learning within Three Focus Areas

Hardware IP Portfolio





Standards, Software and Tools





Developer Experience









Broadest Range of ML-optimized Processing Solutions


Cortex-A + Ethos-U

Cortex-A

Cortex-M + Ethos-U


Cortex-M55,M85

Traditional Cortex-M






Cortex-M Processor Portfolio – Instruction Set Evolution






Provides The Best Experience to Develop ML on arm



Paddle on Cortex-M

- Challenges for leveraging PaddlePaddle to run NNs on Cortex-M Today
 - No direct runtime interpreter support on devices (PaddlePaddle, Paddle Inference, Paddle Lite, etc.).
 - Model conversion to TFL is not always efficient.
 - ... no obvious software stack "gap" but still complex and requires significant specialist skills.
- + TVM Code Generation Technology for the Arm AI Platform
 - TVM is an open deep learning compiler stack that closes the gap between the productivity-focused deep learning frameworks like PaddlePaddle, and the performance-oriented or efficiency-oriented hardware back-ends like CMSIS-NN.
 - MicroTVM runs TVM models on bare-metal (such as IoT) devices





Compilation for Each Device and Framework

TVM Project Provides the Nexus Between Important Frameworks and Back-ends

- + PaddlePaddle as the front end officially supported in TVM v8.0 releasement!
 - Support 120+ operators and 100+ models.
 - Plan to support 200+ operators and models quantized by PaddleSlim in the future.
- + CMSIS-NN as the backend Use CMSIS-NN with TVM (RFC)
 - TVM allows for partitioning and code generation using an external compiler.
 - Partitioned subgraphs containing operators targeted to Cortex-M can then be translated into the CMSIS NN C APIs.
- + Example

```
tvmc compile ocr en/inference.pdmodel\
    --target=cmsis-nn,c \
    --target-cmsis-nn-mcpu=cortex-m55 \
    --target-c-mcpu=cortex-m55 \
    --runtime=crt \
    --executor=aot \
    --executor-aot-interface-api=c \
    --executor-aot-unpacked-api=1 \
    --pass-config tir.usmp.enable=1 \
    --pass-config tir.usmp.algorithm=hill climb \
    --pass-config tir.disable storage rewrite=1 \
    --pass-config tir.disable vectorize=1 \
    --output-format=mlf \
    --model-format=paddle \
    --module-name=rec \
    --input-shapes x:[1,3,32,320] \
    --output=rec.tar
```



^{*} Compile ppocr-v3 English text recongition model for Cortex-M55 processor with TVMC.



MLOps: Develop & Test with Arm Virtual Hardware

Benefits with Virtual Hardware for MLOps

+ Speed


- Friendly to traditional ML engineers/ data scientists/ software engineers(eg. Paddle developers) to have "hardware awareness" without much extra efforts to master embedded skills.
- Virtual hardware have no overhead for flashing the application on physical hardware. Verify on-device inference results efficiently.

+ Scale

- Test algorithm across multiple target devices and operating systems without purchasing and debugging additional hardware Enable building various models (eg. Paddle) on various Arm processors easily.
- Virtual hardware can scale to run many tests in parallel this makes virtual platforms more cost-effective than a farm of physical hardware.

Maintenance


 Unlike physical hardware, virtual hardware do not overheat, wear out from overuse, break from misuse, or use physical space and resources. Repeated ML cycles cause no loss to virtual boards.






Arm Virtual Hardware (AVH)

Consists of two different virtual hardware products to meet different application demands





Arm Virtual Hardware Corstone and CPUs

Visit https://avh.arm.com for more details or search "Arm Virtual Hardware" at arm.com



Arm Virtual Hardware Corstone and CPUs

Virtual Hardware Models









Core Modeling Technology Fixed Virtual Platforms (FVPs) based on Arm Fast Model technology

Infrastructure & Host OS

Arm & x86 (ubuntu)

Arm based processors and systems



Designed for:


- Software validation and MLOps workflows for IoT, ML, and embedded applications.
- CI workflows for unit and integration testing of software modules with abstracted I/O interfaces.
- Exploration of reference IoT software and stacks.
- Training and education.



Arm Virtual Hardware Corstone and CPUs

Avaiable through multiple ways to better match developers' various development style

- Devliered as "Image Service Product" on <u>Baidu</u>
 <u>Cloud Market</u> (Beta)
- Including Arm development tools for IoT,
 Machine learning, and embedded applications.
 - Compiler: Arm Compiler for Embedded, GNU C/C++ Compiler (Arm GNU Toolchain).
 - Command-line tools for <u>Open-CMSIS-Pack project</u>: CMSIS-Toolbox.
 - Virtual Hardware target: Arm <u>Cortex-M</u> based reference platforms (FVP models)
- + Other available methods:
 - Amazon Machine Image(AMI) at AWS Marketplace
 - GitHub Runner
 - Keil-MDK Professional
 - Arm's SaaS platform as a public beta Register
 - MLOps system container <u>tutorial</u>
 - Arm Partner solutions Arm Partner Ecosystem Catalog






Arm Virtual Hardware Fixed Virtual Platforms (FVPs)

Use the Arm Fixed Virtual Platforms (FVPs) in Arm Virtual Hardware context


- → Fixed Virtual Platforms (FVPs)
 - Based on Arm <u>Fast Models</u> technology and developed alongside Arm's processor IP.
 - Complete simulations of an Arm system, including processor, memory and peripherals.
 - The FVP models in AVH:
 - + Subset of Arm FVPs providing precise simulation models of Cortex-M based sub-systems (such as Corstone-310, Corstone-300).
 - + Delivered as pre-built executables in the cloud. The composition is fixed but can configure their behaviors using command line(CLI) parameters.
 - + With extensions for Virtual Interfaces including:
 - Virtual Input/Output (VIO)
 - Virtual Streaming Interface (VSI)
 - Virtual Socket Interface (VSocket)




Re-target from Simulation to Hardware




Develop in the Cloud



* Launch an FVP from the command line and configure its behaviors




*https://github.com/ArmDeveloperEcosystem/Paddle-examples-for-AVH





CI/CD and DevOps

- + With GitHub Actions as an example,
 - Configure Arm Virtual Hardware as your self-hosted runner.
 - Use GitHub hosted runner and connect with Arm Virtual Hardware using Arm Virtual Hardware Client (avhclient). avhclient enables uniform implementation of CI operations in various environments.
 - Use GitHub Arm Virtual Hardware runner Register private beta!
- + Examples
 - Runner: Self-hosted (BCC) & GitHub-hosted via avhclient (AMI)
 - Details of individual steps to be executed on AVH is defined in avh.yml




Continuous Integration (CI) workflow





arm

Summary



User Benefits and Ecosystem

Find More in your Own User Experience — Try it Today!

Test without Hardware

Access to the latest Arm processing IP

- Early software development for faster time-to-market
- Select optimal target device once the software workload is analysed
- Re-target applications to production hardware with driver abstractions

Verify Correctness

Integration with CI/CD tools

- Perform algorithm testing with identical logical behavior of the target device
- Precisely repeat complex input patterns in CI/CD test environments
- Analyse software behavior with event annotations

Evaluate Performance

Integration in NAS & AutoML platform

- Compare speed of different implementations of an algorithm
- Identify timing issues during system integration
- Optimize resources (i.e. data buffers) towards application requirements





Developer Resources

- → Open-source software stacks for Cortex-M based ML applications
 - CMSIS
 - CMSIS NN Neural network kernels optimized for Arm
 - <u>CMSIS DSP</u> Compute library for embedded systems; includes compute graph for efficient data streaming between different algorithms
 - Arm ML Embedded Evaluation Kit Build and deploy ML applications targeted for Corstone-300/310
 - <u>Synchronous Data Streaming (SDS) framework</u> Simplify Development of Embedded Applications that utilize DSP or ML algorithms with Sensor/Audio Input
- + Example projects
 - Paddle Examples for AVH Co-launch model zoo with more use cases based on PaddlePaddle models
 - Arm Virtual Hardware developer resources on GitHub broader usage examples from ML to IoT, DevOps
- → Websites, blogs and courses
 - Courses: Arm Tech Talks
 - <u>IoT Solutions at Arm</u> Arm is the Company, Technology and Unifying Force Behind the IoT Revolution
 - Blogs: The future of ML shifts to the edge, New Arm Virtual Hardware Integrations
 - Tutorial:
 - + How to Deploy PaddlePaddle on Arm Cortex-M with Arm Virtual Hardware
 - + ML Developers Guide for Arm Cortex-M Processors and Ethos-U NPUs





Thank You

Danke

Gracias

Grazie

谢谢

ありがとう

Asante

Merci

감사합니다

धन्यवाद

Kiitos

شکرًا

ধন্যবাদ

תודה

© 2023 Arm



© 2023 Arm

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in

	÷				the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.				
					www.arm.com/company/policies/trademarks				



Copyright Notice

This presentation in this publication was presented as a tinyML® Asia Technical Forum. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org