tinyML. Summit

Enabling Ultra-low Power Machine Learning at the Edge

Products and applications enabled by tinyML

March 28 – 29, 2023



www.tinyML.org

arm

Arm Ethos-U Support in TVM ML Framework

Rahul Venkatram March 2023



© 2023 Arm

Overview of Cortex-M CPUs



© 2023 Arm

3

Helium: the Next Level of Edge Compute

Armv8.1-M architecture introduces Helium - a new vector extension



Ethos-U class of NPUs for Embedded Systems

Providing NN Acceleration in Highly Constrained Environments



Common software development environment secures any investment made on software development

High level differences between Ethos-U55 and Ethos-U65

Both are instantiations of the same architecture

Ethos-U55

4 configs: 32/64/128/256 MACs/cycle

Designed for SRAM + flash

Host CPU support: Cortex-M55, Cortex-M7, Cortex-M4 and Cortex-M33

> Two 64-bit AXI master interfaces M0: Full read+write AXI master to SRAM M1: Read only AXI master to flash

Ethos-U65

2 configs: 256/512 MACs/cycle

Designed for SRAM + DRAM and/or flash

Host CPU support: Cortex-M55 and Cortex-M7

Two 128-bit AXI master interfaces M0: Full read+write AXI master to SRAM M1: Full read+write AXI master to DRAM

Cortex-M Pushes Boundaries for Real-time On-device Processing

Enabling New Workloads and Use-cases in a Unified Development Environment



*Existing processors with DSP extensions **Based on Arm data

Relative ML and Signal Processing Performance

Graph not to scale

ML software + + + + + + + + + +

* * * * * * * * * * * *

* * * * * * * * * * * *

* * * * * * * * * * * * *

© 2023 Arm

Open Source CMSIS-NN Library

Aiming for Best-in-class Performance for Cortex-M CPUs

- CMSIS-NN: Common Microcontroller Software Interface Standard Neural Networks
- Optimized software library for key machine learning operators -----
- -------Consistent interface to all Cortex-M CPUs
- Empower and enable Cortex-M processors for tinyML applications -----
- Permissive Apache 2.0 license available on GitHub -----



CMSIS-NN performance on Cortex-M55

Ethos-U55 Optimized SW Flow



- -- Train network in TF
- + Quantize it to Int8 TFL flatbuffer file (.tflite file)
- + NN Optimizer identifies graphs to run on Ethos-U55
 - Optimizes, schedules and allocates these graphs

- + Runtime executable file on device
- + Layers supported on Ethos-U55 are accelerated on it
- + The remaining layers are executed on Cortex-M
 - CMSIS-NN optimized kernels if available
 - Fallback on the TFLu reference kernels

Unified Software Development: Fastest Path to Endpoint AI





- Multiple software development flows
- $_{\odot}^{\otimes}$ Harder to program and debug
- B More complex, longer time-to-market

- Unified software development flow
- Works with common ML frameworks and existing tools
- More productivity, faster time-to-market

Addressing the ML Fragmentation Issue

© 2023 Arm

Addressing ML Fragmentation Challenges

- + Fragmentation of ML frameworks leads to divergent evolution of network architectures and supported operators
- + Lack of "target platform awareness" during the training process leads to long model development loops
- + TVM Code Generation Technology for the Arm AI Platform
- -- Any developer, targeting Arm hardware can potentially:
 - Take any network trained in any ML frameworks and compile it down to a binary that will run on the full range of Arm processors



13

Current Status of TVM Support

- -- Cortex-M is supported natively by TVM with the "C" codegen
 - CMSIS-NN can also be used to further accelerate operators
 - microTVM also supports Zephyr RTOS for Cortex-M
- Added support to over 26 popular operators for Ethos-U

C o n v 2 D	D e p h t w i s e C o n v 2 D	Transposed Convolution	Fully Connected	Maxpool	Average Pool	
P a d	A d d	S u b	M u l	Min	Clip	

...and many more

There is a demonstration app to showcase Cortex-M/CMSIS-NN/Ethos-U at:

https://github.com/apache/tvm/tree/main/apps/microtvm/ethosu

Support for more popular networks coming soon...



...and many more

arm



- Virtual, functional representation of a physical hardware
- -- Cloud-native runs and scales easily in the cloud
- + Suitable for all IoT workloads from MCUs through to Intelligent Edges
- -- No dependency on RTL or silicon availability



Target platform

In addition to FPGAs and Native execution



AVH for **CITM** Total Solutions for IoT



+	arn	ň						
	+							
+	TOSA	+						
(© 2023 Arm							

TOSA – What is it?

Tensor Operator Set Architecture (TOSA)

- A minimal and stable set of tensor-level operators to which most machine learning framework operators can be reduced
- Agnostic to any single high-level framework, compiler backend stack or particular target
- TOSA specification contains detailed functional and numerical descriptions which enables precise code construction for a diverse range of hardware – CPU, GPU & NPU



Benefits of TOSA



Portability

- TOSA compliant Neural Networks can run on any TOSA compliant HW whilst guaranteeing numerically consistent behaviour
- The specification defines precision for each operator ------
- Enables a dramatic reduction in development, test and certification time when deploying to multiple devices



	+	+						
(ari						Thank You	
							+ Danke	
							Gracias	
							+ Grazie 谢谢	
							ありがとう	
							Asante	
							+ Merci	
							감사합니다	
							धन्यवाद	
							Kiitos	
							شکرًا	
							ধন্যবাদ	
	© 2023 Arm						תוְדה	

arm

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks

© 2023 Arm						

Copyright Notice

This presentation in this publication was presented at the tinyML[®] Summit (March 28 - 29, 2023). The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org