tinyML® EMEA

Enabling Ultra-low Power Machine Learning at the Edge

June 26 - 28, 2023






A novel mechanism for edge ML

Steve Furber CBE FRS FREng

ICL Professor of Computer Engineering
The University of Manchester








What's wrong

with AI?

1. Unsustainable energy use

• Energy (and CO₂) needed to train latest ANNs already





What's wrong with AI?

2. Brittle, easily fooled & hard to explain

- Vast parameter sets (100 trillion+ for GPT-4) used for current ANNs 'over-fit' the data.
- Tiny changes (e.g. to an image) can fool the system and make classification incorrect – with very high confidence.
- These changes could be from random errors or a malign actor.
- Explainability is related, and increasingly a legal requirement.



What's wrong with AI?

3. Static & inflexible – soon outdated

- Current ANNs are trained once on fixed training set at huge cost, and the learning is frozen.
- Real world is not like that everything is constantly changing both within and outside the system.
- Hence the growing number of research projects setting out to address this issue.

Static ML

Adaptive ML






Biological systems do things differently

- Learn continuously & adapt to changes
- Use tiny amounts of energy
- Performance degrades gracefully & safely

...and so we learn from biology and create

BitBrain to address these concerns



So what's all this *BitBrain* stuff about?

An innovative working mechanism (the SBC memory) and surrounding infrastructure (BitBrain) based upon a novel synthesis of ideas from sparse coding, computational neuroscience and information theory.

Patent GB 2113341.8 was filed at the UKIPO on 17th September 2021.

- Single-pass supervised learning avoiding expensive computations.
- Accurate inference that is very robust against imperfect inputs.
- Continuous and adaptive learning.
- Fast and low-energy operation on conventional & neuromorphic processors.
- Implemented on Raspberry Pi and SpiNNaker.




Address Decoder Elements (ADEs)

Each ADE samples a small subset of the input data, like a synaptic cluster.

An example ADE which contains multiple synapses with individual weights which can signify strength and/or longevity of connection.

The input stream can be any objects or data which are able to be coded as a vector of bits or any other scalar values i.e. almost anything! Here using a 784-vector of 8-bit values to represent a greyscale raster image.

ADE fires when the sum of the connected input values multiplied by their respective synaptic weights within an ADE reaches a threshold - which is learned homeostatically.



Address Decoders (ADs) accessing a 2D SBC memory


This is a 2D memory; 3D and higher (using more ADs) are also of interest.

Widths of SBC match the length of ADs e.g. 1,024 elements.

depth = f(# classes)

Activation pattern is *sparse* i.e. only a small percentage of the ADEs in each AD will fire for any given input.

Each coincidence of active ADEs between ADs activates a memory location that reads or writes information about the class which has activated it.




Class information held within SBC memory

'Side view' of SBC memory, showing 'depth' which varies with number of classes in problem. In this case, 10 classes with 'one-hot' coding meaning 10 bit cells per memory position.

Writing to the SBC: go to all activated memory positions & set the relevant class bits if they are not already set.

Reading from the SBC: count bits set over all activated memory positions & choose class with the highest sum.

Assumes 'one-hot' encoding. If classes are coded differently then another encoding/decoding process required.




Basic results from MNIST (10 classes balanced)

- AD lengths = 2,048
- 4x ADs with { 6, 8, 10, 12 } widths of synapses
- AD target firing ~1% per input
- synapses spatially clustered and then structural plasticity used to home in on features

10x 2D SBCs:

- 6x full-size between ADs
- 4x half-size within ADs
- 42MB memory for full occupancy






MNIST with LeNet-5

 Early but respected CNN designed for character recognition:

https://en.wikipedia.org/wiki/LeNet


- max 100 epochs
- early stopping, 'patience' = 5
- sigmoidal activations
- 'static' noise





MNIST robustness comparison *BitBrain* vs *LeNet-5*


MNIST robustness comparison - Gaussian noise





MNIST robustness comparison BitBrain vs CapsNet








Human Brain Project

Basic results from EMNIST (62 classes unbalanced)


- BitBrain setup identical to MNIST
- much harder problem
- very unbalanced
- natural class aliasing:{ o, O, O }, { i, I, I, 1 }, { s, S, 5 }, { B, 8 }





EMNIST robustness comparison - Gaussian noise


EMNIST robustness comparison BitBrain vs LeNet-5





EMNIST robustness comparison - Gaussian noise


EMNIST robustness comparison BitBrain vs CapsNet





MNIST comparison with other single-pass methods - 1

- Red bars are CNNs trained for only one epoch
- Blue bars are specifically designed single-pass classification methods
- References for all methods are in our upcoming paper



Single-pass performance



MNIST comparison with other single-pass methods - 2

BitBrain compared with single-pass SVM methods for two-class problems.

- best results are in **bold**.

	libSVM	Perceptron	Pegasos 1	Pegasos 20	LASVM	StreamSVM 1	StreamSVM 2	BitBrain
0 vs 1	99.52	99.47	95.06	99.48	98.82	99.34	99.71	99.95
8 vs 9	96.57	95.90	69.41	90.62	90.32	84.75	94.70	98.49






SpiNNaker

- A million ARM processors in one computer
- Able to model about 1% of the human brain...
- ...or 10 mice!











SpiNNaker machines


SpiNNaker chip (18 ARM cores)





SpiNNaker board

(864 ARM cores)



- HBP platform
 - 1M cores
 - 11 cabinets (including server)
- Launch 30 March 2016
 - then 500k cores
 - ~450 remote users
 - 5M SpiNNaker jobs run








Distributed implementation of BitBrain on SpiNNaker

- BitBrain was designed to be compatible with conventional CPUs, but also with energyefficient, distributed computers, such as SpiNNaker.
- The algorithm can be spread among arbitrarily many cores on SpiNNaker, and thus can make full use of its inherent parallelism.






Distributed implementation of BitBrain on SpiNNaker

Example implementation:

- $4 \times 8 = 32$ ADE cores
- $6 \times 64 = 384$ SBC cores









Conclusions

BitBrain status:

- novel single-pass learning mechanism
- accurate inference best in 'single-pass' class
- good robustness to imperfect inputs
- simple & energy-efficient operation (no floating-point or backpropagation)
- continuous and single-shot learning
- single-thread BitBrain on 3.2GHz Apple M1 gives 10k inferences in 0.42 secs
- implementations on Raspberry Pi & SpiNNaker

Improvements already investigated:

- 'jitter'/data augmentation +~1% on MNIST
- weighting of counts by occupancy +~1% on MNIST

To do:

- more benchmarks, e.g.: CIFAR-10 & -100, German traffic sign database...
- CNN front end (in progress)
- layers of SBC memories
- application to different types of data time series, DNA, abstract codes
- differing delays on synaptic connections for spatio-temporal patterns
- theory connection to kernel methods?



SpiNNaker2 job opportunities!




Join us:



https://spinncloud.softgarden.io/en/vacancies





Copyright Notice

This presentation in this publication was presented as a tinyML® EMEA Innovation Forum. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org