

# tinyML<sup>®</sup> EMEA

*Enabling Ultra-low Power Machine Learning at the Edge*

June 26 - 28, 2023




[www.tinyML.org](http://www.tinyML.org)



28 June 2023


# Data Pre-processing on Sensor Nodes for Predictive Maintenance



Aleksandr Timofeev, CEO

PROBLEM: EXPONENTIAL GROWTH OF SENSOR DATA THREATENS TO OVERWHELM RESOURCES OF HUMANITY

Electronic Sensors



Use of deterministic operations is a barrier for energy efficiency

Bio Senses



True parallel data processing is the key for unprecedented energy efficiency

- ✓ **Sensor technologies** are experiencing exponential growth with forecasts of **~45 trillion sensors in 2032** that will generate **>1 million zettabytes ( $10^{27}$  bytes)** of data per year<sup>(1)</sup>
- ✓ **Sensor raw data processing is a bottleneck**




Biological systems are **100,000 times more energy efficient<sup>(2)</sup>** than digital computer systems

(1) <https://www.frontiersin.org/research-topics/31093/nanoelectronic-devices-for-analog-hardware>

(2) Landauer's principle defines the theoretical limit of energy consumption of computation

SOLUTION: NEUROMORPHIC ANALOG SIGNAL PROCESSING OF SENSOR RAW DATA

- Analog neuromorphic cores based on true parallel process extract useful information from sensor raw data more efficiently than traditional digital methods based on deterministic operations
- Extracting useful information from sensor raw data is based on mimicking biological sensing processes of nature




- An analog neuromorphic front-end with a neural network implemented in analog on the chip is several orders of magnitude **more efficient** than a digital system deterministic calculations of a math model




## TECHNOLOGY PLATFORM TO MAKE NFEs


- Neuromorphic Analog Signal Processing technology platform is the key to developing and manufacturing the neuromorphic front end
- NASP technology allows conversion of trained neural networks into an analog neuromorphic core and its manufacturing





APPLICATION: VIBRATION MONITORING




**NFE** enables data volume reduction by more than 1000 times, and power consumption reduction by 100 times to support ultra-narrow band communication and very long battery life or energy harvesting based designs



**Example:** embedded Temperature Pressure Monitoring (TPM) Sensor with integrated 3-axis accelerometer and VibroSense chip.  
**Proof-of-Concept (PoC) with a tire manufacturer**



## CHALLENGES OF VIBRATION (ACCELEROMETER) SIGNAL PROCESSING



 Input signal from 1 axis accelerometer >0,6 Mbps for 10 kHz bandwidth

- Data compression by a neural network of efficient size
- Avoid lossy compression
- Necessary to find an encoder function to minimize the information loss or maximize mutual information:


$$\hat{f} = \operatorname{argmax}_{f \in F} I(X; f(X))$$

where  $X$  is an input signal,  
 $f$  is an encoder,  
 $I$  is mutual information.


The above is hard to optimize directly. We can minimize the autoencoder loss by searching for a decoder function  $g$  as well:

$$\hat{f}, \hat{g} = \operatorname{argmin}_{f \in F, g \in G} L(X, g(f(X)))$$

**Visualization of the encoding process: transforming input signal into latent representation**




## OVERVIEW OF THE NEURAL NETWORK MODEL ARCHITECTURE





**METRICS AND RESULTS OF TEST DATA SET**


- 38 classes (balanced)
- 11 hours
- 921 millions of data points



PCA projection

Well-structured low-dimensional space

T-SNE projection










**1 axis, 24 kHz sampling rate, 24 bit ADC**



**Min  
562,5 Kbit/s**




**NFE – ENABLING SOLUTION**



# VibroSense™ CHIP ARCHITECTURE

## Light version – Host control




Disabled mode: Less than **10 nW**

Enabling mode: Less than **100 μW**

Configuration and control - external Host MCU

Seamless integration with existing sensor node designs, such as standard TPMU sensors with integrated 8-bit MCU

## Full version – integrated 8-bit ultra low power MCU



Disabled mode with RTC: Less than **500 nW**

Enabling mode: Less than **1 mW**

Capability to function as a host for LoRa or other RF modules

Ideally suited for industrial IoT modules

## NFE FOR A VARIETY OF APPLICATIONS


NFE is a new technology based on Neuromorphic Analog computation on-chip that can be applied to various tasks



We invite anyone with a model for a sensor:  
NASP will convert it into a chip, efficient, sustainable for next generation of IoT devices

# Thank You!

[info@polyn.ai](mailto:info@polyn.ai)





# Copyright Notice



This presentation in this publication was presented as a tinyML® EMEA Innovation Forum. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

**[www.tinyml.org](http://www.tinyml.org)**