# tinyML. EMEA

Enabling Ultra-low Power Machine Learning at the Edge

June 26 - 28, 2023













## Making extreme edge (ExE) devices smart...

ExE systems = wearables, implantables, smart speaker, drones, cars, ...






# Deep neural networks are everywhere in our edge devices... Are they?









# Deep neural networks are everywhere in our edge devices... Are they?

6 full HD cameras @30fps 10Watt, ResNet-50/frame (under est.!)

- → 1TOPs/frame, 300 TOPs
- → 30TOPs/Watt




Stereo HD + eye tracking camera @30fps 100mWatt, ResNet-50/frame (under est.!)

- → 400GOPs/frame, 30 TOPs
- → 300TOPs/Watt





# Neural network processors: state-of-the-art







## Overview

- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag
- The future?




## Overview


- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag
- The future?






# A typical Neural (co)processor unit (NPU)








# A typical Neural (co)processor unit (NPU)




## "Trick" 1: Reduced precision in ML processors




# "Trick" 1: Reduced precision in ML processors

- Active field of research in algorithmic community
- Promising results!
- Hardware support needed


#### Differential architecture search






Z. Cai, N. Vasconcelos. "Rethinking Differentiable Search for Mixed-Precision Neural Networks." *CVPR*, 2020 2346-2355.

## "Trick" 2: Data reuse in ML processors




## Data reuse in ML workloads

Convolutions and GeMM allow significant data reuse:



## Highest peak performance? "Trick" 1 & 2!

Analog In-memory Compute: data reuse and low precision!




- Merge the memory and compute functions
  - → bring compute to the data, instead of data to the compute!
- Energy benefits from a.) data reuse; b.) low precision analog compute
- E.g. 512x512 size array





## Analog In-memory Compute: Under-utilization



- But... utilization costs!
  - Low data flow flexibility
  - Only matrices with dimensions aligned with memory array efficiently used
- E.g. 512x512 size array → waste of utilization / power / ...







# Efficiency for actual ML workloads

- In-memory compute enable to exploit low precision and massive parallelism
- But...:
  - But data reuse opportunities are layer dimension dependent
  - What about non GeMM layers? DW layers? FC layers? ...?


#### Spatial Under-utilization: Workload diversity vs fixed MAC array spatial data reuse



# Neural network processors: state-of-the-art



# Neural network processors: state-of-the-art




**KU LEUVEN** 

## Overview

- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag
- The future?



## **Need for heterogeneity**




- Exploit D/AiMC high energy efficiency
  - For layers ok with lower precision
  - For layers with good parallelism for high utilization
- BUT have alternative accelerator(s) for other layers!
- → Heterogeneous systems


Batch norm., activation func., ...



## Flexibility AND efficiency? → Heterogeneous systems!

Examples in the "edge"













# Low power for the extreme edge (tinyML)?



But lack of heterogeneity...(CPU heavy)








## Overview

- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag
- The future?




## Digital-analog accelerator co-design

**KU LEUVEN** 



## **DIANA SoC – High Level View**

[Ueyoshi, Kodai, et al., "DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC", ISSCC2022]




#### **DIANA** chip:

- RISC-V CPU\*
  - High-level control
  - External I/O
- Digital Al core
  - 16x16 PEs
- Analog Al core
  - AiMC for MVMs
  - SIMD for post process
- Distributed memory hierarchy

\*RISC-V CPU and periphery based on PULPissimo platform, ETH

## **Digital core – Extended flexibility**

[Ueyoshi, Kodai, et al., "DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC", ISSCC2022]



3 different levels of flexibility

#### **Computation flexibility**

- 16x16 PE array
  - 2, 4 and 8-bit precision


### **Operation flexibility**

- Convolutional layers
- Fully connected layers
- Element-wise operations
- Max pooling



## **Analog core – Computing Units**

[Ueyoshi, Kodai, et al., "DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC", ISSCC2022]




#### **Computation units:**

- AiMC array SRAM-based [6] for Matrix-Vector-Multiplications
  - 1152 7-bit input DACs
  - 512 6-bit output ADCs
  - 590k compute cells (<u>ternary</u> weights)
    Half a million MAC/cc!
- SIMD for post-processing
  - 64 parallel computing units
  - 6 stages




## **Analog core – Pipeline**





#### Three processing stages:

- 1. MCU → Input fetch stage
- 2. AiMC → Compute stage
- 3. SIMD → Post-processing stage AiMC macro always in use




#### Measured results - Peak numbers





**KU LEUVEN** 

### Measured results - Peak numbers




## Overview


- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag&Stream
- The future?



## **Hybrid execution – Pipelining**




#### **End-to-end mapping**




- 1.) Streaming operation
  - → Efficient data sharing
- 2.) Scheduling of which layer on which core?
  - → ZigZag!





## **Hybrid execution – Layer fusion**





## **Hybrid execution – Layer fusion**








### **Layer fusion benefit on ResNet18**

- Speeds up end-to-end execution
- Reduces memory requirements


But... scheduling degrees of freedom
rise ENORMOUSLY...








## **Hybrid execution – Pipelining**




#### **End-to-end mapping**




- 1.) Streaming operation
  - → Efficient data sharing
- 2.) Scheduling of which layer tile on which core at what moment?
  - → ZigZag!



### Optimizing DNN embedded processing stack with ZigZag




### Stream: ZigZag extension to layer fusion and multi-core






## Power of ZigZag exploration: Scheduling optimization: latency or memory

Optimize unrolling, temporal schedule, tile size, (core allocation),...






### Scheduling optimization for Diana with Stream







### Optimizing DNN embedded processing stack with Stream



Heterogeneous

Quad-Core

DRAM

### Design space exploration


Single-Core

DRAM

#### Huge design space!

- Al core sizes
- Memory volume
- Interconnect scheme
- ...

No optimal design for all networks → heterogeneity helps!



Homogeneous

Quad-Core

DRAM




### Overview

- Peak vs workload performance
  - Dependency on precision
  - Dependency on dataflows
- Motivation for heterogeneous systems
- The Diana system
- Heterogeneous scheduling with ZigZag&Stream
- The future?




## Carbon footprint


More and more accelerators on chip? No!




## Future?: More modular max-and-match with chiplets

- Supporting more workloads
- Rapid prototyping
- Customization
- Lower carbon footprint









### Conclusion

- Specialization can bring significant efficiency gains
- Yet loss of flexibility while thriving in terms of peak performance
- → Heterogeneity to have efficiency/customizability across workloads
- Towards heterogeneous, multi-core Al processing platforms
  - Rapidly customizable to algorithmic workloads
  - Supported by customizable multi-accelerator compilers
  - Large challenges ahead!

#### References:

- Ueyoshi, Kodai, et al., "DIANA: An End-to-End Energy-Efficient DIgital and ANAlog Hybrid Neural Network SoC", In 2022 IEEE International Solid-State Circuits Conference (ISSCC), IEEE, 2022.
- Mei, Linyan, et al. "ZigZag: Enlarging joint architecture-mapping design space exploration for DNN accelerators." IEEE Transactions on Computers 70.8 (2021): 1160-1174.
- Symons, Arneet al., "Towards Heterogeneous Multi-core Accelerators Exploiting Fine-grained Scheduling of Layer-Fused Deep Neural Networks", arXiv:2212.10612.







# Copyright Notice



This presentation in this publication was presented as a tinyML® EMEA Innovation Forum. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org