

tinyML[®] EMEA

Enabling Ultra-low Power Machine Learning at the Edge

June 26 - 28, 2023



www.tinyML.org


The **next** circuits for a better life

Should tinyML Processors be Multi-core?

Marian Verhelst (marian.verhelst@kuleuven.be)

Making extreme edge (ExE) devices smart...


ExE systems = wearables, implantables, smart speaker, drones, cars, ...



www.tinyml.org

Embedded machine learning
at the extreme edge

Deep neural networks are everywhere in our edge devices... Are they?




Deep neural networks are everywhere in our edge devices... Are they?

6 full HD cameras @30fps
10Watt, ResNet-50/frame (under est.!)
→ 1TOPs/frame, **300 TOPs**
→ 30TOPs/Watt

Stereo HD + eye tracking camera @30fps
100mWatt, ResNet-50/frame (under est.!)
→ 400GOPs/frame, 30 TOPs
→ **300TOPs/Watt**



Neural network processors: state-of-the-art





Overview

- 🔗 Peak vs workload performance
 - Dependency on precision
 - Dependency on dataflows
- 🔗 Motivation for heterogeneous systems
- 🔗 The Diana system
- 🔗 Heterogeneous scheduling with ZigZag
- 🔗 The future?


Overview

- 🔗 **Peak vs workload performance**
 - Dependency on precision
 - Dependency on dataflows
- 🔗 Motivation for heterogeneous systems
- 🔗 The Diana system
- 🔗 Heterogeneous scheduling with ZigZag
- 🔗 The future?

A typical Neural (co)processor unit (NPU)



A typical Neural (co)processor unit (NPU)





Energy per IO transfer



Energy per memory read/write




Energy per MUL + ADD



Peak performance: dense GeMM: all PE's busy!

“Trick” 1: Reduced precision in ML processors




Energy per IO transfer / P



Energy per memory read/write / P



Energy per MUL + ADD / $P^{1.5}$






- Compute at 1-2-4 bit precision
- Exploit **precision** to reduce **memory & compute energy**

Peak performance $\sim 1/P!$


“Trick” 1: Reduced precision in ML processors

- Active field of research in algorithmic community
- Promising results!
- Hardware support needed

Differential architecture search



“Trick” 2: Data reuse in ML processors




Energy per IO transfer /N'



Energy per memory read/write /N



Energy per MUL + ADD




- Remember: every W & I used multiple times, and O accumulated!
- Exploit **data reuse** to reduce **memory energy**

Peak performance:
all data dimensions reused!


Data reuse in ML workloads

- Convolutions and GeMM allow significant data reuse:




Highest peak performance? “Trick” 1 & 2!

Analog In-memory Compute: data reuse and low precision!



- Merge the memory and compute functions
→ **bring compute to the data, instead of data to the compute!**
- Energy benefits from a.) data reuse; b.) low precision analog compute
- “Analog In-memory compute” (AiMC) → **<1fJ/op**
- E.g. 512x512 size array

Analog In-memory Compute: Under-utilization




- But... utilization costs!
 - Low data flow flexibility
 - Only matrices with dimensions aligned with memory array efficiently used
- E.g. 512x512 size array → waste of utilization / power / ...


Efficiency for actual ML workloads

- In-memory compute enable to exploit low precision and massive parallelism
- But...:
 - But data reuse opportunities are layer dimension dependent
 - What about non GeMM layers? DW layers? FC layers? ...?

Spatial Under-utilization: Workload diversity vs fixed MAC array spatial data reuse



Neural network processors: state-of-the-art



Neural network processors: state-of-the-art




Peak performance != workload performance

Overview

- 🔗 Peak vs workload performance
 - Dependency on precision
 - Dependency on dataflows
- 🔗 **Motivation for heterogeneous systems**
- 🔗 The Diana system
- 🔗 Heterogeneous scheduling with ZigZag
- 🔗 The future?


Need for heterogeneity




- **Exploit D/AiMC high energy efficiency**
 - For layers ok with **lower precision**
 - For layers with good parallelism for **high utilization**
 - **BUT** have alternative accelerator(s) for other layers!
- **Heterogeneous systems**

Flexibility AND efficiency? → Heterogeneous systems!

Examples in the “edge”



Apple A16



Tesla FSD


But not low power...

Low power for the extreme edge (tinyML)?

GREENWAVES
TECHNOLOGIES




But lack of
heterogeneity...
(CPU heavy)




Overview

- 🔗 Peak vs workload performance
 - Dependency on precision
 - Dependency on dataflows
- 🔗 Motivation for heterogeneous systems
- 🔗 **The Diana system**
- 🔗 Heterogeneous scheduling with ZigZag
- 🔗 The future?

Digital-analog accelerator co-design



DIANA SoC – High Level View




DIANA chip:

- RISC-V CPU*
 - High-level control
 - External I/O
- Digital AI core
 - 16x16 PEs
- Analog AI core
 - AiMC for MVMs
 - SIMD for post process
- Distributed memory hierarchy

*RISC-V CPU and periphery based on PULPissimo platform, ETH

Digital core – Extended flexibility



3 different levels of flexibility

Computation flexibility


- 16x16 PE array
- 2, 4 and 8-bit precision

Operation flexibility

- Convolutional layers
- Fully connected layers
- Element-wise operations
- Max pooling

Dataflow flexibility

Analog core – Computing Units




Computation units:

- **AiMC array** SRAM-based [6] for Matrix-Vector-Multiplications
 - 1152 7-bit input DACs
 - 512 6-bit output ADCs
 - 590k compute cells (ternary weights)
- **SIMD** for post-processing
 - 64 parallel computing units
 - 6 stages

Half a million MAC/cc!


Analog core – Pipeline



Three processing stages:

1. **MCU** → Input fetch stage
2. **AiMC** → Compute stage
3. **SIMD** → Post-processing stage

AiMC macro always in use




Measured results – Peak numbers

*Analog supply @ 0.8V (nominal)

DIANA SoC - Digital core working

8b weight - actv., 32b accumulation


Peak efficiency/performance



DIANA SoC - Analog core* working

7b DAC, 6b ADC, {-1,0,1} weights

Peak efficiency/performance



Measured results – Peak numbers

*Analog supply @ 0.8V (nominal)


DIANA SoC

8b weight


Peak eff

2 orders of magnitude difference between cores
(8b digital – 2b analog weights)

* working
} weights
formance




Core @ 0.8V	Efficiency (TOP/s/W)	Performance (TOP/s)
Digital	2.18	0.177
Analog	208	16.9




Overview

- 🔗 Peak vs workload performance
 - Dependency on precision
 - Dependency on dataflows
- 🔗 Motivation for heterogeneous systems
- 🔗 The Diana system
- 🔗 **Heterogeneous scheduling with ZigZag&Stream**
- 🔗 The future?

Hybrid execution – Pipelining





End-to-end mapping





- 1.) Streaming operation
 - ➔ Efficient data sharing
- 2.) Scheduling of which layer on which core?
 - ➔ ZigZag!

Hybrid execution – Layer fusion




Hybrid execution – Layer fusion





Layer fusion benefit on ResNet18

- Speeds up end-to-end execution
- Reduces memory requirements


ResNet18 shallow layers




ResNet18



Hybrid execution – Pipelining




End-to-end mapping




- 1.) Streaming operation
→ Efficient data sharing
- 2.) Scheduling of which layer tile on which core at what moment?
→ ZigZag!

Optimizing DNN embedded processing stack with ZigZag



More details: [Mei, Tcomp2021]
<https://github.com/KULeuven-MICAS/zigzag>


Stream: ZigZag extension to layer fusion and multi-core




Power of ZigZag exploration: Scheduling optimization: latency or memory

- Optimize unrolling, temporal schedule, tile size, (core allocation),...


(a) An example neural network



(c) Latency-prioritized schedule




(d) Memory-prioritized schedule




Scheduling optimization for Diana with Stream


a) Workload




b) Hardware architecture




c) Computation node placement




d) Activation buffer memory requirements



e) Layer-by-layer vs Layer-fusion



Optimizing DNN embedded processing stack with Stream



ZIGZAG

More details:

[arXiv:2212.10612]



<https://github.com/KULeuven-MICAS/stream>

Design space exploration

Huge design space!

- AI core sizes
- Memory volume
- Interconnect scheme
- ...

No optimal design for all networks → heterogeneity helps!




Overview

- 🔗 Peak vs workload performance
 - Dependency on precision
 - Dependency on dataflows
- 🔗 Motivation for heterogeneous systems
- 🔗 The Diana system
- 🔗 Heterogeneous scheduling with ZigZag&Stream
- 🔗 **The future?**


Carbon footprint

More and more accelerators on chip? No!



Future?: More modular max-and-match with chipllets

- Supporting more workloads
- Rapid prototyping
- Customization
- Lower carbon footprint



Conclusion

- Specialization can bring significant efficiency gains
- Yet loss of flexibility while thriving in terms of peak performance
- ➔ Heterogeneity to have efficiency/customizability across workloads
- Towards heterogeneous, multi-core AI processing platforms
 - Rapidly customizable to algorithmic workloads
 - Supported by customizable multi-accelerator compilers
 - Large challenges ahead!
- References:
 - Ueyoshi, Kodai, et al., “DIANA: An End-to-End Energy-Efficient Digital and ANALog Hybrid Neural Network SoC”, In 2022 IEEE International Solid-State Circuits Conference (ISSCC), IEEE, 2022.
 - Mei, Linyan, et al. "ZigZag: Enlarging joint architecture-mapping design space exploration for DNN accelerators." IEEE Transactions on Computers 70.8 (2021): 1160-1174.
 - Symons, Arneet al., “Towards Heterogeneous Multi-core Accelerators Exploiting Fine-grained Scheduling of Layer-Fused Deep Neural Networks”, arXiv:2212.10612.



Copyright Notice



This presentation in this publication was presented as a tinyML® EMEA Innovation Forum. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org