tinyML. Summit

Miniature dreams can come true...

March 28-30, 2022 | San Francisco Bay Area




Next-Generation Deep-Learning Accelerators: From Hardware to System


Sophia Shao ysshao@berkeley.edu Electrical Engineering and Computer Sciences



Growing Demand in Computing

Two Distinct Eras of Compute Usage in Training AI Systems





Slowing Supply in Computing

Growing Demand in Computing



Slowing Supply in Computing





Growing Demand in Computing



Slowing Supply in Computing





Domain-Specific Accelerators

Growing
Demand in
Computing




Slowing Supply in Computing

Domain-Specific Accelerators

 Customized hardware designed for a domain of applications.



Apple M1 Chip 2020



Full-Stack Optimization for DL Accelerators

Design of Accelerators

- MAGNet [ICCAD'2019]
- Simba [MICRO'2019 Best Paper Award]

Integration of Accelerators

- Chipyard [IEEE Micro'2020]
- Gemmini [DAC'2021 Best Paper Award]

Scheduling of Accelerators

• CoSA [ISCA'2021]

Full-Stack Optimization for DL Accelerators

Design of Accelerators

- MAGNet [ICCAD'2019]
- Simba [MICRO'2019 Best Paper Award]


Integration of Accelerators


- Chipyard [IEEE Micro'2020]
- Gemmini [DAC'2021 Best Paper Award]

Scheduling of Accelerators

• CoSA [ISCA'2021]

Accelerators don't exist in isolation.






http://vlsiarch.eecs.harvard.edu/research/accelerators/die-photoanalysis/

Mobile SoC Usecase


- Mainstream architecture has long focused on general-purpose CPUs and GPUs.
- In an SoC, multiple IP blocks are active at the same time and communicate frequently with each other.
- Example:
 - Recording a 4K video
 - Camera -> ISP
 - "Preview stream" for display
 - "Video stream" for storage
 - DRAM for data sharing




Two Billion Devices and Counting: An Industry Perspective on the State of Mobile Computer Architecture, IEEE Micro'2018

Full-System Visibility for DL Accelerators


SoC



Full-System Visibility: Memory Hierarchy



Full-System Visibility: Host CPUs




Gemmini: Full-System Co-Design of Hardware Accelerators

Full-stack

- Includes OS
- End-to-end workloads
- "Multi-level" API

Full-SoC


- Host CPUs
- Shared memory hierarchies
- Virtual address translation




	Property	NVDLA	VTA	PolySA	DNNBuilder	MAGNet	DNNWeaver	MAERI	Gemmini
Hardware Architecture Template	Multiple Datatypes Multiple Dataflows	Int/Float	Int X	Int ✓	Int ✓	Int ✓	Int ✓	Int 🗸	Int/Float ✓
	Spatial Array	vector	vector	systolic	systolic	vector	vector	vector	vector/systolic
	Direct convolution	/	×	×	✓	/	/	/	/
Programming Support	Software Ecosystem	Custom Compiler	TVM	Xilinx SDAccel	Caffe	С	Caffe	Custom Mapper	ONNX/C
	Hardware-Supported Virtual Memory	×	×	×	×	×	×	X	✓
System Support	Full SoC	Х	Х	×	Х	Х	Х	Х	✓
	OS Support	/	1	×	×	×	×	X	✓

https://github.com/ucb-bar/gemmini

Gemmini Case Study: Allocating on-chip SRAM




- Where to allocated SRAM?
 - Private within each IP
 - Shared




https://github.com/ucb-bar/gemmini

[DAC'2021 Best Paper Award]


Gemmini Case Study: Allocating on-chip SRAM





- Where to allocated SRAM?
 - Private within each IP
 - Shared

Application dependent.



SoC configuration dependent.



https://github.com/ucb-bar/gemmini

Full-Stack Optimization for DL Accelerators

Design of Accelerators

- MAGNet [ICCAD'2019]
- Simba [MICRO'2019 Best Paper Award]

Integration of Accelerators

- Chipyard [IEEE Micro'2020]
- Gemmini [DAC'2021 Best Paper Award]


Scheduling of Accelerators

• CoSA [ISCA'2021]


Large Space of Mapping Algorithms to ML Hardware

Algorithm






Scheduler	Search Algorithm					
Brute-force approc	ahes:					
Timeloop	Brute-force & Random					
dMazeRunner	Brute-force					
Interstellar	Brute-force					
Marvel	Decoupled Brute-force					
Feedback-based A _l	pproaches:					
AutoTVM	ML-based Iteration					
Halide	Beamsearch OpenTuner					
FlexFlow	MCMC					
Constrained Optimization Approaches:						
CoSA	Mixed Integer Programming (MIP)					




CoSA: Constrained-Optimization for Spatial Architecture



[ISCA'2021]

Results



2.5x speedup compared to SoTA with 90x faster time-to-solution.

Avg. Evaluations / Layer 5 16K

[ISCA'2021]


Acknowledgement







Jenny Huang



Seah Kim

Sponsored by DARPA and ADEPT/SLICE Lab industry sponsors!

Full-Stack Optimization for DL Accelerators

Design of Accelerators

- MAGNet [ICCAD'2019]
- Simba [MICRO'2019 Best Paper Award]

Integration of Accelerators

- Chipyard [IEEE Micro'2020]
- Gemmini [DAC'2021 Best Paper Award]

Scheduling of Accelerators

• CoSA [ISCA'2021]

tinyML Summit 2022 Sponsors

Gold:

































































Copyright Notice

The presentation(s) in this publication comprise the proceedings of tinyML® Summit 2021. The content reflects the opinion of the authors and their respective companies. This version of the presentation may differ from the version that was presented at the tinyML Summit. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyML.org