

tinyML[®] Talks

Enabling Ultra-low Power Machine Learning at the Edge

“A Practical Guide to Neural Network Quantization”

Marios Fournarakis - Qualcomm AI Research

September 28, 2021



www.tinyML.org




tinyML Talks Sponsors and Strategic Partners



Additional Sponsorships available – contact Olga@tinyML.org for info

Arm: The Software and Hardware Foundation for tinyML



Stay Connected

 @ArmSoftwareDevelopers

 @ArmSoftwareDev

Resources: developer.arm.com/solutions/machine-learning-on-arm



WE USE AI TO MAKE OTHER AI FASTER, SMALLER AND MORE POWER EFFICIENT



Automatically compress SOTA models like MobileNet to <200KB with **little to no drop in accuracy** for inference on resource-limited MCUs



Reduce model optimization trial & error from weeks to days using Deeplite's **design space exploration**




Deploy more models to your device without sacrificing performance or battery life with our **easy-to-use software**

BECOME BETA USER bit.ly/testdeeplite

TinyML for all developers





C++ library



Arduino library



WebAssembly




www.edgeimpulse.com



The Eye in IoT

Edge AI Visual Sensors



info@emza-vs.com



Enabling the next generation of **Sensor and Hearable products** to process rich data with energy efficiency

Visible Image



Sound



IR Image





Radar



Bio-sensor




Gyro/Accel




Wearables / Hearables




Battery-powered consumer electronics




IoT Sensors




Distributed infrastructure for TinyML apps



Develop at warp speed



Automate deployments



Device orchestration

HOTG is building the distributed infrastructure to pave the way for AI enabled edge applications




Latent AI

Adaptive AI for the Intelligent Edge

latent.ai

Maxim Integrated: Enabling Edge Intelligence


Advanced AI Acceleration IC



The new MAX78000 implements AI inferences at low energy levels, enabling complex audio and video inferencing to run on small batteries. Now the edge can see and hear like never before.

www.maximintegrated.com/MAX78000

Low Power Cortex M4 Micros



Large (3MB flash + 1MB SRAM) and small (256KB flash + 96KB SRAM, 1.6mm x 1.6mm) Cortex M4 microcontrollers enable algorithms and neural networks to run at wearable power levels.

www.maximintegrated.com/microcontrollers

Sensors and Signal Conditioning



Health sensors measure PPG and ECG signals critical to understanding vital signs. Signal chain products enable measuring even the most sensitive signals.

www.maximintegrated.com/sensors

Qeexo AutoML




Automated Machine Learning Platform that builds tinyML solutions for the Edge using sensor data

Key Features

- Supports 17 ML methods:
 - Multi-class algorithms: GBM, XGBoost, Random Forest, Logistic Regression, Gaussian Naive Bayes, Decision Tree, Polynomial SVM, RBF SVM, SVM, CNN, RNN, CRNN, ANN
 - Single-class algorithms: Local Outlier Factor, One Class SVM, One Class Random Forest, Isolation Forest
- Labels, records, validates, and visualizes time-series sensor data
- On-device inference optimized for low latency, low power consumption, and small memory footprint applications
- Supports Arm® Cortex™ - M0 to M4 class MCUs

End-to-End Machine Learning Platform



For more information, visit: www.qeexo.com

Target Markets/Applications

- Industrial Predictive Maintenance
- Smart Home
- Wearables
- Automotive
- Mobile
- IoT

Qualcomm
AI research

Advancing AI research to make efficient AI ubiquitous

Power efficiency

Model design, compression, quantization, algorithms, efficient hardware, software tool

Personalization

Continuous learning, contextual, always-on, privacy-preserved, distributed learning

Efficient learning

Robust learning through minimal data, unsupervised learning, on-device learning

A platform to scale AI across the industry



Perception

Object detection, speech recognition, contextual fusion



Reasoning

Scene understanding, language understanding, behavior prediction



Action

Reinforcement learning for decision making



Edge cloud



Cloud



IoT/IIoT



Automotive



Mobile



Reality AI[®]

Add Advanced Sensing to your Product with Edge AI / TinyML

<https://reality.ai>



info@reality.ai



[@SensorAI](https://twitter.com/SensorAI)



[Reality AI](https://www.linkedin.com/company/reality-ai)

Pre-built Edge AI sensing modules, plus tools to build your own

Reality AI solutions

Prebuilt sound recognition models for
indoor and outdoor use cases

Solution for industrial anomaly detection

Pre-built automotive solution that lets cars
“see with sound”

Reality AI Tools[®] software

Build prototypes, then turn them into
real products

Explain ML models and relate the function
to the physics

Optimize the hardware, including
sensor selection and placement



Build Smart IoT Sensor Devices From Data

SensiML pioneered TinyML software tools that auto generate AI code for the intelligent edge.

- End-to-end AI workflow
- Multi-user auto-labeling of time-series data
- Code transparency and customization at each step in the pipeline

We enable the creation of production-grade smart sensor devices.



sensiml.com



SynSense


SynSense builds **sensing and inference** hardware for **ultra-low-power** (sub-mW) **embedded, mobile and edge** devices. We design systems for **real-time always-on smart sensing**, for audio, vision, IMUs, bio-signals and more.

<https://SynSense.ai>



SYNTIANT

End-to-End
Deep Learning
Solutions
for
TinyML & Edge AI



Neural Decision Processors

- At-Memory Compute
- Sustained High MAC Utilization
- Native Neural Network Processing




ML Training Pipeline

- Enables Production Quality Deep Learning Deployments



Data Platform

- Reduces Data Collection Time and Cost
- Increases Model Performance





LIVE ONLINE November 2-5, 2021

(9-11:30 am China Standard time)

<https://www.tinyml.org/event/asia-2021/>

Technical Programm Committee



Wei Xiao
Chair
NVIDIA



Evgeni GOUSEV
Qualcomm Research, USA



Mark CHEN
Himax Technologies



Sean KIM
LG Electronics CTO AI Lab



Joo-Young KIM
KAIST




Nicholas NICOLOUDIS
SAP



Eric PAN
Seed Studio and Chaihuo
makerspace



Alex SHANG
Arm



Chetan SINGH THAKUR



Shouyi YIN 尹首



Yu WANG


Register today!



Free event courtesy of our sponsors and strategic partners



More sponsorships are available: sponsorships@tinyML.org





collaboration with



Focus on:

(i) developing new use cases/apps for tinyML vision; and (ii) promoting tinyML tech & companies in the developer community



Submissions accepted until September 17th, 2021
Winners announced on October 5th, 2021 (\$6k value)
Sponsorships available: sponsorships@tinyML.org



<https://www.hackster.io/contests/tinyml-vision>



Next tinyML Talks

Date	Presenter	Topic / Title
Tuesday, October 5	Alessio Lomuscio , Professor, Imperial College of London	Verification of ML-based AI systems and its applicability in Edge ML

Webcast start time is 8 am Pacific time


Please contact talks@tinymml.org if you are interested in presenting



Reminders


Slides & Videos will be posted tomorrow

Please use the Q&A window for your questions



tinyml.org/forums

youtube.com/tinyml





Marios Fournarakis



Marios Fournarakis is a Deep Learning Researcher at Qualcomm AI Research in Amsterdam, working on power-efficient training and inference of neural networks, focusing on quantization techniques and compute-in-memory. He is also interested in low-power AI applications and equivariant neural networks. He completed his graduate work in Machine Learning at University College London and holds a Master's in Engineering from the University of Cambridge. Prior to Qualcomm, he worked as a Computer Vision research intern at Niantic Labs in London on ML-based video anonymization, and at Arup as a structural engineering consultant.

A Practical Guide to Neural Network Quantization

Marios Fournarakis

Engineer, Senior
Qualcomm Technologies Netherlands B.V.




Overview

- Energy-efficient machine learning and the need for quantization
- Introduction to neural network quantization
- Simulating quantization in neural networks
- Post-training quantization (PTQ)
- Quantization-aware training (QAT)
- AI Model Efficiency Toolkit (AIMET)*

Deep neural networks are energy hungry and growing fast

AI is being powered by the explosive growth of deep neural networks



2025


Increasingly large and complex neural networks for Natural Language Processing, Image and Video Processing

The AI power and thermal ceiling

The challenge of AI workloads



Very compute intensive




Complex concurrencies



Real-time



Always-on



Constrained mobile environment



Must be thermally efficient for sleek, ultra-light designs





Requires long battery life for all-day use



Storage/memory bandwidth limitations

Advancing AI research to increase power efficiency





Compression

Learning to prune model while keeping desired accuracy


Quantization

Learning to reduce bit-precision while keeping desired accuracy


Compilation

Learning to compile AI models for efficient hardware execution


Applying AI to optimize AI model through automated techniques



Hardware awareness



+



+



+

AI Acceleration
(scalar, vector, tensor)

Acceleration research
Such as compute-in-memory

Advancing AI research to increase power efficiency




Marios Fournarakis
Qualcomm Technologies
Netherlands B.V.



Markus Nagel
Qualcomm Technologies
Netherlands B.V.



Rana Ali Amjad



Yelysei Bondarenko
Qualcomm Technologies
Netherlands B.V.



Mart van Baalen
Qualcomm Technologies
Netherlands B.V.



Tijmen Blankevoort
Qualcomm Technologies
Netherlands B.V.

A White Paper on Neural Network Quantization

Markus Nagel*
Qualcomm AI Research[†]
markusn@qti.qualcomm.com

Marios Fournarakis*
Qualcomm AI Research[†]
mfournar@qti.qualcomm.com

Rana Ali Amjad
Qualcomm AI Research[†]
ranjad@qti.qualcomm.com

Yelysei Bondarenko
Qualcomm AI Research[†]
ybodaren@qti.qualcomm.com

Mart van Baalen
Qualcomm AI Research[†]
mart@qti.qualcomm.com

Tijmen Blankevoort
Qualcomm AI Research[†]
tijmen@qti.qualcomm.com

Abstract

While neural networks have advanced the frontiers in many applications, they often come at a high computational cost. Reducing the power and latency of neural network inference is key if we want to integrate modern networks into edge devices with strict power and compute requirements. Neural network quantization is one of the most effective ways of achieving these savings but the additional noise it induces can lead to accuracy degradation.

In this white paper, we introduce state-of-the-art algorithms for mitigating the impact of quantization noise on the network's performance while maintaining low-bit weights and activations. We start with a hardware motivated introduction to quantization and then consider two main classes of algorithms: Post-Training

08295v1 [cs.LG] 15 Jun 2021

Our white paper on neural network quantization



What is neural network quantization?


Qualcomm
AI research



What is neural network quantization?


For any given trained neural network:

- Store weights in low bits (INT8)
- Compute calculations in low bits



Quantization Analogy



Use fewer bits to represent each pixel in an image



Quantizing AI models offers significant benefits

Memory usage

8-bit versus 32-bit weights and activations stored in memory



Power consumption

Significant reduction in energy for both computations and memory access

Add energy (pJ)		Mem access energy (pJ)	
INT8	FP32	Cache (64-bit)	
0.03	0.9	8KB	10
30X energy reduction		32KB	20
Mult energy (pJ)		1MB	100
INT8	FP32	DRAM	1300-2600
0.2	3.7	Up to 4X energy reduction	
18.5X energy reduction			

Latency

With less memory access and simpler computations, latency can be reduced



Silicon area

Integer math or less bits require less silicon area compared to floating point math and more bits

Add area (μm ²)	
INT8	FP32
36	4184
116X area reduction	
Mult area (μm ²)	
INT8	FP32
282	7700
27X area reduction	


Matrix operations are the backbone of neural networks

A running example to showcase how to make these operations more efficient

$$W = \begin{pmatrix} 0.97 & 0.64 & 0.74 & 1.00 \\ 0.58 & 0.84 & 0.84 & 0.81 \\ 0.00 & 0.18 & 0.90 & 0.28 \\ 0.57 & 0.96 & 0.80 & 0.81 \end{pmatrix} \quad X = \begin{pmatrix} 0.41 & 0.25 & 0.73 & 0.66 \\ 0.00 & 0.41 & 0.41 & 0.57 \\ 0.42 & 0.24 & 0.71 & 1.00 \\ 0.39 & 0.82 & 0.17 & 0.35 \end{pmatrix} \quad b = \begin{pmatrix} 0.1 \\ 0.2 \\ 0.3 \\ 0.4 \end{pmatrix}$$

How to most efficiently calculate $WX + b$?

A schematic MAC array for efficient computation




The array efficiently calculates the dot product between multiple vectors

$$A_i = \sum_j C_{i,j} + b_i$$

$$A_i = W_i \cdot I_1 + W_i \cdot I_2 + W_i \cdot I_3 + W_i \cdot I_4$$

Step-by-step matrix multiplication in MAC array



Quantization comes at a cost of lost precision

- We can approximate an FP tensor with an integer tensor multiplied by a scale-factor, s_X :

$$\begin{array}{c}
 \text{FP32 tensor} \longrightarrow \mathbf{X} \approx s_X \mathbf{X}_{\text{int}} = \hat{\mathbf{X}} \longleftarrow \text{scaled quantized tensor} \\
 \\
 \mathbf{W} = \begin{pmatrix} 0.97 & 0.64 & 0.74 & \boxed{1.00} \\ 0.58 & 0.84 & 0.84 & 0.81 \\ \boxed{0.00} & 0.18 & 0.90 & 0.28 \\ 0.57 & 0.96 & 0.80 & 0.81 \end{pmatrix} \approx \frac{1}{255} \begin{pmatrix} 247 & 163 & 189 & \boxed{255} \\ 148 & 214 & 214 & 207 \\ \boxed{0} & 46 & 229 & 71 \\ 145 & 245 & 204 & 207 \end{pmatrix} = s_W \mathbf{W}_{\text{uint8}}
 \end{array}$$

- Quantization is not free:


$$\boldsymbol{\epsilon} = \mathbf{W} - s_W \mathbf{W}_{\text{int}} = \frac{1}{255} \begin{pmatrix} 0.35 & 0.20 & -0.3 & 0 \\ -0.1 & 0.20 & 0.20 & -0.45 \\ 0.00 & -0.1 & -0.5 & 0.40 \\ 0.35 & -0.2 & 0 & -0.45 \end{pmatrix}$$

Different types of quantization have pros and cons

Symmetric, asymmetric, signed, and unsigned quantization


Symmetric signed

$$s \cdot \mathbf{x}_{\text{int8}}$$




Symmetric unsigned

$$s \cdot \mathbf{x}_{\text{uint8}}$$



Asymmetric

$$s(\mathbf{x}_{\text{uint8}} - z)$$




Fixed point grid

Floating point grid


s : scale factor

z : zero-point


Quantized inference using symmetric quantization



Quantized inference using symmetric quantization




Quantized inference using symmetric quantization



Quantized inference using symmetric quantization

$$\hat{X} = \frac{1}{255} \begin{pmatrix} 105 & 64 & 186 & 168 \\ 0 & 105 & 105 & 145 \\ 107 & 61 & 181 & 255 \\ 99 & 209 & 43 & 89 \end{pmatrix} \quad \hat{b} = \frac{1}{255^2} \begin{pmatrix} 650 \\ 1300 \\ 1951 \\ 650 \end{pmatrix}$$



What type of quantization should you use?

W : weight matrix

X : input of a layer

Symmetric quantization

Asymmetric quantization

$$WX \approx s_W(W_{\text{int}}) s_X(X_{\text{int}})$$

$$= s_W s_X (W_{\text{int}} X_{\text{int}})$$

$$WX \approx s_W(W_{\text{int}} - z_W) s_X(X_{\text{int}} - z_X)$$

$$= s_W s_X (W_{\text{int}} X_{\text{int}}) + \underbrace{s_W s_X z_X W_{\text{int}} + s_W z_W s_X z_X}_{\text{Precompute, add to layer bias}} + \underbrace{s_W s_X z_W X_{\text{int}}}_{\text{Data-dependent overhead}}$$

Same calculation

Precompute, add to layer bias

Data-dependent overhead

Asymmetric weight quantization is equivalent to adding an input channel


Symmetric weights and asymmetric activations more hardware efficient

Simulating quantization

Qualcomm
AI research




Why simulate quantization?




- We simulate fixed-point operations with floating-point numbers using general purpose hardware (e.g. CPU, GPU)
- This simulation is achieved by introducing simulated **quantization operations** (quantizers) to the compute graph.
- Quantization simulation benefits:
 - Enables GPUs acceleration
 - No need for dedicated kernels
 - Test various quantization option and bit-widths


On-device fixed-point inference



Simulated quantized inference



What operations do the quantizer perform?



Assuming asymmetric quantization the quantization operation applied to input tensor X :

$$X_{\text{int}} = \text{clip} \left(\text{round} \left(\frac{X}{s} \right) + z, \text{min} = 0, \text{max} = 2^b - 1 \right)$$

$$\hat{X} = s (X_{\text{int}} - z)$$


Example using $b = 4$:

$$X = \begin{pmatrix} 0.41 & 0.0 \\ 0.8 & -0.5 \end{pmatrix}$$

$$s = \frac{1}{15} = 0.067$$

$$z = \text{round} \left(\frac{0.5}{0.067} \right) = 8$$

What operations do the quantizer perform?



Assuming asymmetric quantization the quantization operation applied to input tensor X :


$$X_{\text{int}} = \text{clip} \left(\text{round} \left(\frac{X}{s} \right) + z, \min = 0, \max = 2^b - 1 \right)$$

$$\hat{X} = s (X_{\text{int}} - z) \quad \text{round} \left(\frac{X}{s} \right) + z = \begin{pmatrix} 14 & 8 \\ 20 & 0 \end{pmatrix}$$

Example using $b = 4$: $s = 0.067$ $z = 8$

$$\frac{X}{s} = \begin{pmatrix} 6.15 & 0.0 \\ 12 & -7.5 \end{pmatrix}$$

What operations do the quantizer perform?



Assuming asymmetric quantization the quantization operation applied to input tensor X :

$$X_{\text{int}} = \text{clip} \left(\text{round} \left(\frac{X}{s} \right) + z, \min = 0, \max = 2^b - 1 \right)$$

$$\hat{X} = s (X_{\text{int}} - z) \quad \text{round} \left(\frac{X}{s} \right) + z = \begin{pmatrix} 14 & 8 \\ 20 & 0 \end{pmatrix}$$

Example using $b = 4$: $s = 0.067$ $z = 8$


$$\text{round} \left(\frac{X}{s} \right) + z = \begin{pmatrix} 14 & 8 \\ 20 & 0 \end{pmatrix} \xrightarrow{\text{clip}} \begin{pmatrix} 14 & 8 \\ \mathbf{15} & 0 \end{pmatrix}$$

de-quantize \downarrow

$$X = \begin{pmatrix} 0.41 & 0.0 \\ \mathbf{0.8} & -0.5 \end{pmatrix} \quad \hat{X} = \begin{pmatrix} 0.4 & 0.0 \\ \mathbf{0.47} & -0.53 \end{pmatrix}$$



Per-channel vs Per-tensor quantization of weights

Schematic histogram of weight ranges for layer





- **Per-tensor quantization** most supported by fixed-point accelerators
- **Per-channel quantization** better utilizes the quantization grid
- Per-channel quantization increasingly popular for weights
- Check for HW support

How to simulate quantization in common DL layers



We can tie input and output quantizers

Elementwise Add




Choosing the quantization parameters


Qualcomm
AI research




Sources of quantization error




$$\epsilon_{quant} = \sum_{data} \epsilon_{round} + \epsilon_{clip}$$



Sources of quantization error



$$\epsilon_{quant} = \sum_{data} \epsilon_{round} + \epsilon_{clip}$$



Quantization range setting methods

- Min-max range:

$$q_{\min} = \min X$$

$$q_{\max} = \max X$$

- Optimization-based methods:

$$\operatorname{argmin}_{q_{\min}, q_{\max}} \ell \left(X, \hat{X}(q_{\min}, q_{\max}) \right)$$

MSE

Cross-entropy

- Batch-Norm Based [1]:

$$q_{\min} = \min (\beta - \alpha \gamma)$$

$$q_{\max} = \max (\beta + \alpha \gamma)$$

$$\begin{aligned} \text{BatchNorm}(\mathbf{z}_k) \\ = \gamma_k \frac{\mathbf{z}_k - \boldsymbol{\mu}_k}{\sqrt{\boldsymbol{\sigma}_k + \epsilon}} + \boldsymbol{\beta}_k \end{aligned}$$

Quantization setting methods ablation study

Model (FP32 Accuracy)	ResNet18 (69.68)		MobileNetV2 (71.72)	
Bit-width	A8	A6	A8	A6
Min-Max	69.60	68.19	70.96	64.58
MSE	69.59	67.84	71.35	67.55
MSE & X-entropy	69.60	68.91	71.36	68.85
BN ($\alpha = 6$)	69.54	68.73	71.32	71.32

Average ImageNet validation accuracy (%) over 5 seeds

Post-Training Quantization (PTQ)

- ✓ Takes a pre-trained network and converts it to a fixed-point network without access to the training pipeline
- ✓ Data-free or small calibration set needed
- ✓ Use through single API call
- ✗ Lower accuracy at lower bit-widths

Quantization-Aware Training (QAT)

- ✗ Requires access to training pipeline and labelled data
- ✗ Longer training times
- ✗ Hyper-parameter tuning
- ✓ Achieves higher accuracy

Source sample text


What algorithm to choose to improve accuracy?


Post-training quantization

Qualcomm
AI research



Post-training quantization pipeline






Cross-Layer Equalization


Nagel et al, 2019, Data-Free Quantization Through Weight Equalization and Bias Correction

Imbalanced weights is a common problem in practice



Distributions of weights in 2nd layer of MobileNetV2 (ImageNet)


Cross-layer equalization scales weights in neighboring layers for better quantization



$$\text{ReLU}(x) = \max(0, x)$$


ReLU is scale-equivariant

$$\text{ReLU}(sx) = s \cdot \text{ReLU}(x)$$



We can scale two neighboring layers together to optimize it for quantization


Finding the scaling factors for cross-layer equalization



Equalize the weight channels of layer 1 with weight channel of layer 2

$$\text{by setting } s_i = \frac{1}{r_i^{(2)}} \sqrt{r_i^{(1)} r_i^{(2)}}$$


Finding the scaling factors for cross-layer equalization



Equalize the weight channels of layer 1 with weight channel of layer 2

$$\text{by setting } s_i = \frac{1}{r_i^{(2)}} \sqrt{r_i^{(1)} r_i^{(2)}}$$


Absorbing large biases to the next layer equalizes activation ranges



Source sample text

Equalize activation ranges by absorbing c from layer 1 into layer 2


Absorbing large biases to the next layer equalizes activation ranges



Source sample text

Equalize activation ranges by absorbing c from layer 1 into layer 2

Absorbing large biases to the next layer equalizes activation ranges




Source sample text


Equalize activation ranges by absorbing c from layer 1 into layer 2

Cross-layer equalization significantly improves accuracy

Original weight ranges




After cross-layer equalization



Model	FP32	INT8
Original Model	71.72	0.12
CLE	71.70	69.91
CLE + absorbing bias	71.57	70.92
Per-channel	71.72	70.65

ImageNet validation accuracy (%) for MobileNetV2

Quantizer and range setting



Quantizer and range setting


MSE Range Setting

Weight Range Setting

Model (FP32 Accuracy)	ResNet18 (69.68)		MobileNetV2 (71.72)	
Bit-width	W8	W6	W8	W6
Min-Max	67.57	63.90	71.16	64.48
MSE	69.45	64.64	71.15	65.43
Min-Max (per-channel)	69.60	69.08	71.21	68.52
MSE (per-channel)	69.66	69.24	71.46	68.89


ImageNet validation accuracy (%)

Bias Correction



Biased quantization error leads to accuracy drop

$$\begin{aligned}\mathbb{E}[\mathbf{y}] - \mathbb{E}[\hat{\mathbf{y}}] &= \mathbb{E}[\mathbf{W}\mathbf{x}] - \mathbb{E}[\hat{\mathbf{W}}\mathbf{x}] \\ &= \mathbf{W}\mathbb{E}[\mathbf{x}] - \hat{\mathbf{W}}\mathbb{E}[\mathbf{x}] \\ &= \Delta\mathbf{W}\mathbb{E}[\mathbf{x}]\end{aligned}$$



Per-channel biased output error introduced by weight quantization of the second depth-wise separable layer in MobileNetV2

Key idea: Bias correction

data-free


Use batch-norm params
+
Gaussian pre-activations

$$\begin{aligned}\mathbb{E}[\mathbf{x}] &= \mathbb{E}[\text{ReLU}(\mathbf{x}^{\text{pre}})] \\ &= \gamma \mathcal{N}\left(\frac{-\beta}{\gamma}\right) + \beta \left[1 - \Phi\left(\frac{-\beta}{\gamma}\right)\right]\end{aligned}$$

Bias correction


Model	W8A8	FP32
Original Model	0.12	71.72
+bias correction	52.02	71.72
CLE + bias absorption	70.92	71.57
+bias correction	71.79	71.57

ImageNet val. accuracy for MobileNetV2



MobileNetV2 2nd layer

AdaRound



AdaRound

- Traditionally, in PTQ we use **rounding-to-nearest** operator

$$X_{\text{int}} = \text{clip} \left(\text{round} \left(\frac{X}{s} \right) + z, \min = 0, \max = 2^b - 1 \right)$$

- However, rounding-to-nearest is not optimal?

Rounding Method	Accuracy (%)
Nearest	52.29
Floor / Ceil	00.10
Stochastic	52.06 \pm 5.52
Stochastic (best)	63.06

4-bit weight quantization of 1st layer of Resnet18,
validation accuracy on ImageNet.

Up or Down? Adaptive Rounding for Post-Training Quantization (Nagel, Amjad, et al., ICML 2020)

Up or Down?

How can we systematically find the best rounding choice?

AdaRound: learning to round

- Minimize local L_2 loss per-layer rather than task loss:




$$\arg \min_{\mathbf{V}} \left\| \mathbf{W}\mathbf{x} - \widetilde{\mathbf{W}}\mathbf{x} \right\|_F^2$$

- where $\widetilde{\mathbf{W}}$ are soft-quantized weights:

$$\widetilde{\mathbf{W}} = s \cdot \text{clip} \left(\left[\begin{array}{c} \mathbf{W} \\ s \end{array} \right] + h(\mathbf{V}), n, p \right)$$

$$h(\mathbf{V}) = \text{clip}(\sigma(\mathbf{V})(\zeta - \gamma) + \gamma, 0, 1)$$

rectified sigmoid



AdaRound: learning to round

- Minimize local L_2 loss per-layer rather than task loss:

$$\arg \min_{\mathbf{V}} \left\| \mathbf{W}_x - \widetilde{\mathbf{W}}_x \right\|_F^2 + \lambda f_{reg}(\mathbf{V})$$

regularizer forces $h(\mathbf{V})$ to be 0 or 1

- where $\widetilde{\mathbf{W}}$ are soft-quantized weights:

$$\widetilde{\mathbf{W}} = s \cdot \text{clip} \left(\left[\frac{\mathbf{W}}{s} \right] + h(\mathbf{V}), n, p \right)$$

round down + learned value between [0,1]

$$h(\mathbf{V}) = \text{clip}(\sigma(\mathbf{V})(\zeta - \gamma) + \gamma, 0, 1)$$

rectified sigmoid

- Regularization:


$$f_{reg}(\mathbf{V}) = \sum_{i,j} 1 - |2h(\mathbf{V}_{i,j}) - 1|^\beta$$

AdaRound results


Quantization method	#bits W/A	ResNet18	ResNet50	InceptionV3	MobileNetV2
Full precision	32/32	69.68	76.07	77.40	71.72
CLE + BC	4/8	38.98	52.84	-	46.67
Per channel bias corr*	4*/8	67.4	74.8	59.5	-
AdaRound	4/8	68.55	75.01	75.72	69.25

* R Banner, Y. Nahshan, E. Hoffer, D. Soudry, Post-training 4-bit quantization of convolution networks for rapid-deployment, 2019

Activation range setting



PTQ debugging flowchart



PTQ results using our pipeline

- drop $\leq 1.0\%$
- $1.0\% < \text{drop} \leq 1.5\%$
- drop $> 1.5\%$


Models	FP32	Per-tensor				Per-channel			
		W8A8	diff	W4A8	diff	W8A8	diff	W4A8	diff
ResNet18	69.68	69.60	-0.08	68.62	-1.06	69.56	-0.12	68.91	-0.77
ResNet50	76.07	75.87	-0.20	75.15	-0.92	75.88	-0.19	75.43	-0.64
MobileNetV2	71.72	70.99	-0.73	69.21	-2.51	71.16	-0.56	69.79	-1.93
InceptionV3	77.40	77.68	+0.28	76.48	-0.92	77.71	-0.31	76.82	-0.58
EfficientNet lite	75.42	75.25	-0.17	71.24	-4.18	75.39	-0.03	74.01	-1.41
DeepLabV3	72.94	72.44	-0.50	70.80	-2.14	72.27	-0.67	71.67	-1.27
EfficientDet-D1	40.08	38.29	-1.79	0.31	-39.77	38.67	-1.41	35.08	-5.00
BERT-base	83.06	82.43	-0.63	81.76	-1.30	82.77	-0.29	82.02	-1.04

Quantization- aware training


Qualcomm
AI research




Simulating quantization for backward path



- The round-to-nearest operation does not have meaningful gradients
- Gradient-based training impossible
- **Solution:** Redefine gradient with the “straight-through estimator” (STE)*



Real Forward pass




Simulated forward pass

$$\frac{\partial [x]}{\partial x} = 1$$

*Bengio et al. 2013. Estimating or Propagating Gradients Through Stochastic Neurons for Conditional Computation

Learning the quantization parameters



Learn quantization parameters during training using STE

$$\mathbf{X}_{\text{int}} = \text{clamp} \left(\text{round} \left(\frac{\mathbf{X}}{s} \right) + \mathbf{z}, \text{min} = 0, \text{max} = 2^b - 1 \right)$$

$$\hat{\mathbf{X}} = s (\mathbf{X}_{\text{int}} - \mathbf{z})$$


Through task loss gradients, we find the optimal trade-off between ϵ_{clip} & ϵ_{round}

[1] Esser, S. K., McKinstry, J. L., Bablani, D., Appuswamy, R., and Modha, D. S. Learned step size quantization, 2020

[2] Jain, S. R., Gural, A., Wu, M., and Dick, C. Trained uniform quantization for accurate and efficient neural network inference on fixed-point hardware.

[3] Bhalgat, Y., Lee, J., Nagel, M., Blankevoort, T., and Kwak, N. Lsq+: Improving low-bit quantization through learnable offsets and better initialization.

Batch-norm folding and QAT



$$y_i = \text{BatchNorm}(W_i x)$$

$$= \gamma_i \left(\frac{W_i x - \mu_i}{\sqrt{\sigma_i^2 + \epsilon}} \right) + \beta_i$$

$$y_i = \underbrace{\frac{\gamma_i W_i}{\sqrt{\sigma_i^2 + \epsilon}}}_{W_i^{fold}} x + \underbrace{\left(\beta_i - \frac{\gamma_i \mu_i}{\sqrt{\sigma_i^2 + \epsilon}} \right)}_{b_i^{fold}}$$


How does static folding compare to other methods

Model (FP32 Accuracy)	ResNet18 (69.68)		MobileNetV2 (71.72)	
Bit-width	W4A8	W4A4	W4A8	W4A4
Static folding per-tensor	69.76	68.32	70.17	66.43
Double forward*	69.42	68.20	66.87	63.54
Static folding (per-channel)	69.58	68.15	70.52	66.32
Intact BN (per-channel)	70.01	68.83	70.48	66.89

Ablation study for different way to include batch-norm during QAT.
Average ImageNet validation accuracy (%) over 3 seeds.


*Krishnamoorthi, R. Quantizing deep convolutional networks for efficient inference: A whitepaper. *arXiv preprint arXiv:1806.08342*, 2018.

Our proposed QAT pipeline



[1] Esser, S. K., McKinstry, J. L., Bablani, D., Appuswamy, R., and Modha, D. S. Learned step size quantization, 2020


Good initialization matters for QAT



Quantization setting	FP32	PTQ	QAT
W4A8 baseline	71.72	0.10	0.10
W4A8 w/ CLE	71.57	12.99	70.13
W4A8 w/ CLE + BC	71.57	46.90	70.07

Val. accuracy for MobileNetV2 for pet-tensor quantization

Our proposed QAT pipeline



[1] Esser, S. K., McKinstry, J. L., Bablani, D., Appuswamy, R., and Modha, D. S. Learned step size quantization, 2020

QAT results using our pipeline

- drop $\leq 1.0\%$
- $1.0\% < \text{drop} \leq 1.5\%$
- drop $> 1.5\%$

Models	FP32	Per-tensor				Per-channel			
		W8A8	diff	W4A8	diff	W8A8	diff	W4A8	diff
ResNet18	69.68	70.38	+0.70	69.76	+0.08	70.43	+0.75	70.01	+0.33
ResNet50	76.07	76.21	+0.14	75.89	-0.18	76.58	+0.51	76.52	+0.45
MobileNetV2	71.72	71.76	+0.04	70.17	-1.55	71.82	+0.10	70.48	-1.24
InceptionV3	77.40	78.33	+0.93	77.84	+0.44	78.45	+1.05	78.12	+0.72
EfficientNet lite	75.42	75.17	-0.25	71.55	-3.87	74.75	-0.67	73.92	-1.50
DeepLabV3	72.94	73.99	+1.05	70.90	-2.04	72.87	-0.07	73.01	+0.07
EfficientDet-D1	40.08	38.94	-1.14	35.34	-4.74	38.97	-1.11	36.75	-3.33
BERT-base	83.06	83.26	+0.20	82.64	-0.42	82.44	-0.62	82.39	-0.67

QAT and PTQ comparison

- drop $\leq 1.0\%$
- $1.0\% < \text{drop} \leq 1.5\%$
- drop $> 1.5\%$

Difference from FP accuracy for W4A8 quantization

Models	FP32	Per-tensor		Per-channel	
		PTQ	QAT	PTQ	QAT
ResNet18	69.68	-1.06	+0.08	-0.77	+0.33
ResNet50	76.07	-0.92	-0.18	-0.64	+0.45
MobileNetV2	71.72	-2.51	-1.55	-1.93	-1.24
InceptionV3	77.40	-0.92	+0.44	-0.58	+0.72
EfficientNet lite	75.42	-4.18	-3.87	-1.41	-1.50
DeepLabV3	72.94	-2.14	-2.04	-1.27	+0.07
EfficientDet-D1	40.08	-39.77	-4.74	-5.00	-3.33
BERT-base	83.06	-1.30	-0.42	-1.04	-0.67

Relaxed Quantization for Discretized Neural Networks (Louizos, et al.)	ICLR 2019
Data-Free Quantization Through Weight Equalization and Bias Correction (Nagel, van Baalen, et al.)	ICCV 2019
Up or Down? Adaptive Rounding for Post-Training Quantization (Nagel, Amjad, et al.)	ICML 2020
Bayesian Bits: Unifying Quantization and Pruning (van Baalen, Louizos, et al.)	NeurIPS 2021
In-Hindsight Quantization Range Estimation for Quantized Training (Fournarakis, et al.)	CVPR 2021
A White Paper on Neural Network Quantization (Nagel, Fournarakis, et al.)	ArXiv 2021
Understanding and Overcoming the Challenges of Efficient Transformer Quantization (Bondarenko, et al.)	EMNLP 2021

Source sample text

Leading research in quantization

Tools are open-sourced through AIMET

github.com/quic/aimet

github.com/quic/aimet-model-zoo

Qualcomm

AIMET

State-of-the-art quantization and compression techniques

Qualcomm Innovation Center

AIMET on GitHub Pages

AI Model Efficiency Toolkit (AIMET)

AIMET is a library that provides advanced model quantization and compression techniques for trained neural network models. It provides features that have been proven to improve run-time performance of deep learning neural network models with lower compute and memory requirements and minimal impact to task accuracy.

AIMET is designed to work with PyTorch and TensorFlow models.

Table of Contents

- Why AIMET?
- Supported features

github.com/quic/aimet

AIMET Model Zoo

Accurate pre-trained 8-bit quantized models

Qualcomm Innovation Center

Model Zoo for AI Model Efficiency Toolkit

We provide a collection of popular neural network models and compare their floating point and quantized performance. Results demonstrate that quantized models can provide good accuracy, comparable to floating point models. Together with results, we also provide recipes for users to quantize floating-point models using the AI Model Efficiency Toolkit (AIMET).

Table of Contents

- Introduction
- Tensorflow Models
 - Model Zoo
 - Detailed Results
- PyTorch Models
 - Model Zoo
 - Detailed Results
- Examples
- Team
- License


Introduction

Quantized inference is significantly faster than floating-point inference, and enables models to run in a power-efficient manner on mobile and edge devices. We use AIMET, a library that includes state-of-the-art techniques for quantization, to quantize various models available in TensorFlow and PyTorch frameworks. The list of models is provided in the sections below.

An original FP32 source model is quantized either using post-training quantization (PTQ) or Quantization-Aware-

github.com/quic/aimet-model-zoo

Join our open-source projects



AIMET plugs in seamlessly to the developer workflow


AIMET Model Zoo includes popular quantized AI models

Accuracy is maintained for INT8 models – less than 1% loss*

Tensorflow

<1%
Loss in
accuracy*

Pytorch



*: Comparison between FP32 model and INT8 model quantized with AIMET.
For further details, check out: <https://github.com/quic/aimet-model-zoo/>




Marios Fournarakis
Qualcomm Technologies
Netherlands B.V.



Markus Nagel
Qualcomm Technologies
Netherlands B.V.



Rana Ali Amjad



Yelysei Bondarenko
Qualcomm Technologies
Netherlands B.V.



Mart van Baalen
Qualcomm Technologies
Netherlands B.V.



Tijmen Blankevoort
Qualcomm Technologies
Netherlands B.V.

A White Paper on Neural Network Quantization

Markus Nagel*
Qualcomm AI Research[†]
markusn@qti.qualcomm.com

Marios Fournarakis*
Qualcomm AI Research[†]
mfournar@qti.qualcomm.com

Rana Ali Amjad
Qualcomm AI Research[†]
ranjad@qti.qualcomm.com

Yelysei Bondarenko
Qualcomm AI Research[†]
ybodaren@qti.qualcomm.com

Mart van Baalen
Qualcomm AI Research[†]
mart@qti.qualcomm.com

Tijmen Blankevoort
Qualcomm AI Research[†]
tijmen@qti.qualcomm.com

Abstract

While neural networks have advanced the frontiers in many applications, they often come at a high computational cost. Reducing the power and latency of neural network inference is key if we want to integrate modern networks into edge devices with strict power and compute requirements. Neural network quantization is one of the most effective ways of achieving these savings but the additional noise it induces can lead to accuracy degradation.

In this white paper, we introduce state-of-the-art algorithms for mitigating the impact of quantization noise on the network's performance while maintaining low-bit weights and activations. We start with a hardware motivated introduction to quantization and then consider two main classes of algorithms: Post-Training

08295v1 [cs.LG] 15 Jun 2021

Our white paper on neural network quantization



Questions?

Connect with Us



www.qualcomm.com/ai



www.qualcomm.com/news/onq



[@QCOMResearch](https://twitter.com/QCOMResearch)







<https://www.youtube.com/qualcomm?>



<http://www.slideshare.net/qualcommwirelessevolution>



Thank you

Follow us on:    

For more information, visit us at:

www.qualcomm.com & www.qualcomm.com/blog

Nothing in these materials is an offer to sell any of the components or devices referenced herein.

©2018-2021 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.

Qualcomm is a trademark or registered trademark of Qualcomm Incorporated. Other products and brand names may be trademarks or registered trademarks of their respective owners.

References in this presentation to “Qualcomm” may mean Qualcomm Incorporated, Qualcomm Technologies, Inc., and/or other subsidiaries or business units within the Qualcomm corporate structure, as applicable. Qualcomm Incorporated includes our licensing business, QTL, and the vast majority of our patent portfolio. Qualcomm Technologies, Inc., a subsidiary of Qualcomm Incorporated, operates, along with its subsidiaries, substantially all of our engineering, research and development functions, and substantially all of our products and services businesses, including our QCT semiconductor business.



Copyright Notice

This multimedia file is copyright © 2021 by tinyML Foundation. All rights reserved. It may not be duplicated or distributed in any form without prior written approval.

tinyML[®] is a registered trademark of the tinyML Foundation.

www.tinyml.org



Copyright Notice

This presentation in this publication was presented as a tinyML® Talks webcast. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyML.org