

tinyML[®] Talks

Enabling Ultra-low Power Machine Learning at the Edge

“Unlocking TinyML: A Cost-Efficient Approach to Custom Microcontroller Design for AI Applications”

Mohamed Shalan – Head of Design and EDA, Efabless Corporation

October 31, 2023



www.tinyML.org



Thank you, **tinyML Strategic Partners**,
for committing to take tinyML to the next Level, together



T I N Y



TALKS
webcast

Executive Strategic Partners

Qualcomm
AI research

Advancing AI research to make efficient AI ubiquitous

Power efficiency

Model design, compression, quantization, algorithms, efficient hardware, software tool

Personalization

Continuous learning, contextual, always-on, privacy-preserved, distributed learning

Efficient learning

Robust learning through minimal data, unsupervised learning, on-device learning

A platform to scale AI across the industry



Perception

Object detection, speech recognition, contextual fusion



Reasoning

Scene understanding, language understanding, behavior prediction



Action

Reinforcement learning for decision making



Edge cloud



Cloud



IoT/IIoT



Automotive



Mobile



Accelerate Your Edge Compute

SYNTIANT

Making Edge AI A Reality

www.syntiant.com

T I N Y



TALKS
webcast

Platinum Strategic Partner



DEPLOY VISION AI AT THE EDGE **AT SCALE**

SONY

Gold Strategic Partners

Build the
Future of tinyML

on **arm**



T I N Y



TALKS
webcast



EDGE IMPULSE

The Leading Development Platform for Edge ML

edgeimpulse.com

Decarbonization

Digitalization



Driving decarbonization and digitalization. Together.


Infineon serving all target markets as
Leader in Power Systems and IoT

www.infineon.com






NEUROMORPHIC INTELLIGENCE FOR THE SENSOR-EDGE



www.innatera.com

Renesas is enabling the next generation of AI-powered solutions that will revolutionize every industry sector.



[renesas.com](https://www.renesas.com)



life.augmented

STMicroelectronics provides extensive solutions to make tiny Machine Learning easy



ENGINEERING EXCEPTIONAL EXPERIENCES

We engineer exceptional experiences for consumers in the home, at work, in the car, or on the go.

www.synaptics.com



T I N Y



Silver Strategic Partners



brainchip



GREENWAVES
TECHNOLOGIES



£Grovety Inc.



NotaAI





Join Growing tinyML Communities:



17.4k members in
49 Groups in 41 Countries

tinyML - Enabling ultra-low Power ML at the Edge

<https://www.meetup.com/tinyML-Enabling-ultra-low-Power-ML-at-the-Edge/>



4k members
&
13k followers

The tinyML Community

<https://www.linkedin.com/groups/13694488/>





Subscribe to
tinyML YouTube Channel
 for updates and notifications
(including this video)

www.youtube.com/tinyML



tinyML
4.33K subscribers

10.8k subscribers, 632 videos with 391k views

HOME VIDEOS PLAYLISTS COMMUNITY CHANNELS ABOUT

| | | | | | |
|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| | | | | | |
| 106 views · 4 days ago | 138 views · 4 days ago | 54 views · 4 days ago | 47 views · 4 days ago | 132 views · 4 days ago | 137 views · 4 days ago |
| | | | | | |
| 122 views · 4 days ago | 262 views · 2 weeks ago | 511 views · 3 weeks ago | 229 views · 3 weeks ago | 265 views · 3 weeks ago | 286 views · 1 month ago |
| | | | | | |
| 351 views · 1 month ago | 462 views · 2 months ago | 374 views · 2 months ago | 133 views · 2 months ago | 287 views · 2 months ago | 336 views · 2 months ago |
| | | | | | |
| 378 views · 2 months ago | 214 views · 2 months ago | 448 views · 2 months ago | 159 views · 2 months ago | 190 views · 2 months ago | 545 views · 2 months ago |



tinyML Asia Technical Forum

November 16, 2023
Seoul, South Korea



Register now
<https://www.tinyml.org/event/asia-2023/>

2023 Edge AI Technology Report

The guide to understanding the state of the art in hardware & software in Edge AI.






Reminders

Slides & Videos will be posted tomorrow



tinyml.org/forums



youtube.com/tinyml



Please use the Q&A window for your questions





Mohamed Shalan



Mohamed Shalan is the Head of Design and EDA at Efabless Corporation. Before his role with Efabless, Mohamed held various engineering positions at several organizations, including Mentor Graphics, Motorola SPS, and Mindspeed. Mohamed holds a Ph.D. degree in computer engineering from the Georgia Institute of Technology. His research interests are multifaceted, encompassing open-source EDA, hardware, and software codesign for embedded systems, with a strong emphasis on low-power computing. His contributions to these areas have resulted in over 40 peer-reviewed publications and three US patents.



Unlocking TinyML

A Cost-Efficient Approach to Custom
Microcontroller Design for AI Applications

Microcontrollers

- It is estimated that around 300 billion microcontrollers are in the world today
- Around 38 billion units to be shipped in 2023 alone (estimated)
- Strong microcontroller growth in recent years was driven by IoT applications
- The current growth will be driven by TinyML



Are microcontrollers ready for TinyML wave?

**ISA
Extensions**

**Embedded
FPGA Fabric**

**Fixed/Prog.
Accelerators**

But, microcontrollers are sub-optimal!




Desired
functionality

```
total = 0  
for i = 1 to N  
loop  
    total += M[i]  
end loop
```




General-purpose
processor



Application-specific
processor

microcontrollers



Single-purpose
processor



Why Custom SoCs?

- **Optimized Performance**
- **Energy Efficiency**
- **High Integration → Lower cost**
- **Protecting your IP**
- **Create the differentiator**
- **Cost Efficiency in the Long Run**
- **Controlling your supply chain**
- ...




Why not Custom SoCs?

- **Cost, high NRE**
- **Foundry PDK Access**
- **IP Access**
- **Complexity**
- **High Risk**
- ...

- 1 **Market Access** \$\$
- 2 **Expertise** \$\$+Time
- 3 **IP** \$\$+NDA
- 4 **EDA Tools** \$\$+NDA
- 5 **PDK** NDA
- 6 **AFFORDABLE MFG/ASSY/TEST** \$\$

At least these **6** things must exist to create useful chips



YOU **CAN'T** BUILD A USEFUL **CHIP**



1

Market
Access

\$\$

2

Expertise

\$\$+Time

3

IP

\$\$+NDA

4

EDA
Tools

\$\$+NDA

5

PDK


NDA

6

AFFORDABLE
MFG/ASSY/TEST

\$\$





Partial
solutions
don't work



STILL **CAN'T** BUILD A
USEFUL **CHIP**



TODAY'S APPROACH TO CUSTOM SILICON



Every design entity needs to establish **independent** business and contractual (including NDA's) relationships with **multiple** IP providers, EDA vendors, and foundries




efabless.com

Simplifying Chip Creation and
Opening it to Everyone



The largest community of chip creators

**Design,
manufacture and
test your chips for
under \$10K.**




**Users and experts
co-design custom
chips for smart
products**

Complete & Path from Design to Validation




1 DESIGN



OS or Proprietary EDA Digital & Analog


2 INTEGRATE



3 SUBMIT



4 FABRICATE




5 TEST/Validate



Start from the 18th floor to reach the 20th


Build on existing foundational work by others

You only need to know your design ... or your code






Caravel SoC Platform



<https://github.com/efabless/caravel>



VexRISCV OpenRAM
OpenROAD OpenLane

Uniform Open Source File Structure to ease reuse & modifications






| |
|---------------------|
| 📁 .github/workflows |
| 📁 .travisCI |
| 📁 def |
| 📁 docs |
| 📁 gds |
| 📁 irsim |
| 📁 lef |
| 📁 lvs |
| 📁 macros |
| 📁 mag |
| 📁 maglef |
| 📁 ngspice |
| 📁 oas |
| 📁 openlane |
| 📁 qflow |
| 📁 scripts |
| 📁 signoff |
| 📁 spef |
| 📁 spi/lvs |
| 📁 utils |
| 📁 verilog |
| 📁 xyce |



One Size Fits All






LOW COMPLEXITY

IP Development
Digital & low frequency analog
Enabling larger designer base



HIGH COMPLEXITY

IP Development
Complete Custom ASIC
Analog & Digital
Expert designer base






OpenLane RTL2GDS Flow

Automate code-to-chip like a **GNU software compiler** - with trade-offs in area and performance.

It opens the door for software developers to generate hardware That's at least a **1000x** more potential designers!







A library of IP blocks

Open Source IP

Obfuscated Proprietary IP

- Silicon proven / verified functions
- Highly leveraged known proven IP blocks
- Scope of customization is constrained
- Standard IP packaging to enable reuse





- Design using SkyWater SKY130 process + std cells + IO cells
- Bring your Own EDA, use Open Source Flows or Use EF Cloud Synopsys EDA
- Start from the Caravel Harness - book your slot for **\$200**
- You choose your licensing terms for your design - by *default it's proprietary*
- Design Area (10mm² or 15mm²) is not just silicon area -
It is a framed house with plumbing and electricity - just bring your design!
- Cycle Time 95 days +/- depending on the package choice



Rapid Prototyping \$9,750 100 QFN parts + dev boards

Low Volume Production \$20,000 1000 QFN parts + dev boards



10,000 community members

1,000 designs

500 chips

2 years!



Community Developed Designs

Selected Open Source IP Blocks

[A pseudo random number generator for critical real-time processors.](#)

[A General Purpose Bandgap generating constant voltage at output, independent of Temp and Supply variations.](#)

[Convolutional Neural Network Accelerator on a wishbone slave for Raven Core in Caravel SoC.](#)

[Maverick 603 Radio](#)

[Chaos automaton](#)

[Arduino pin compatible Single RISC-V 32 Bit core Project](#)

[HSV to RGB color conversion accelerator](#)

[CMOS Bandgap](#)

[USB for RISC-V microcontroller](#)

[Analog Spiking Circuit and 10-bit DAC](#)

[Auditory perception acoustic front end](#)

[GPS Baseband](#)

[1V8 LDO](#)

[NAND Flash](#)

Select Open Source SoCs

[Sleep Apnea Detection System](#)

[Electro Mechanical Water Quality Monitoring](#)

[Influenza detector](#)

[Image Detection at Edge of Neural Networks](#)

[Satellite Radio](#)

[Epileptic Seizure Detection](#)

[LED Lighting for Bangladesh Solar Home System](#)

[Nanopore DNA Sequencing](#)

[Smart Garden](#)


[Industrial Motor Controller](#)

[Reconfigurable Flight Controller SoC for UAVs](#)

[TinyML Image Detection at Edge with DNN](#)

[Donkey Kong Bongo PS2 Keyboard](#)

2021 IEEE SSCS Chipathon



| | Function | Team | Chip URL |
|----|--|---|---|
| 1 | 5G bidirectional amplifier | Pakistan3 (FAST National University) | https://efabless.com/projects/560 |
| 2 | Wireless power transfer unit | Pakistan2 (FAST National University) | |
| 3 | Variable precision fused multiply-add unit | Pakistan1 (FAST National University) | |
| 4 | Oscillator-based LVDT readout | India2 (Anna University) | https://efabless.com/projects/474 |
| 5 | Temperature sensor | India1 (Anna University) | |
| 6 | GPS baseband engine | India3 (Anna University) | |
| 7 | Ultra-low-power analog front-end for bio signals | Brazil2 (U. Federal de Santa Catarina) | https://efabless.com/projects/476 |
| 8 | TIA for quantum photonics interface | USA4 (University of Virginia) | https://efabless.com/projects/470 |
| 9 | Bandgap reference | Egypt (Cairo University) | https://efabless.com/projects/473 |
| 10 | Neural network for sleep apnea detection | USA2 (University of Missouri) | |
| 11 | SONAR processing unit | Chile (University of the Bio-Bio) | https://efabless.com/projects/540 |

Link to Article

[SSCS Magazine Article - NOV 2021](#)


Paid runs via Efabless chipIgnite (130 nm SkyWater)

All designs are open source

Made possible with Efabless' **chipIgnite**



2022 IEEE SSCS Chipathon



| | Function | Team | Chip URL |
|----|--|---|---|
| 1 | Spatial Sigma-Delta ADC | Pakistan1 ^{1,2,3} (FAST National University) | |
| 2 | On-Chip DCDC Converter with Fast Transient Response | Pakistan4 ^{1,2,3} (FAST National University) | https://platform.efabless.com/projects/1486 |
| 3 | Matrix Multiplier for AI at the Edge | Pakistan7 ^{1,2,3} (FAST National University) | |
| 4 | Encrypted LSB Steganography with AES Accelerator | Pakistan2 ^{1,2,3} (FAST National University) | |
| 5 | CMOS Bandgap Reference | Pakistan3 ^{1,2,3} (FAST National University) | https://platform.efabless.com/projects/1443 |
| 6 | Self-Interference Cancellation LNA | Pakistan4 ^{1,2,3} (FAST National University) | |
| 7 | Sub-Sampling PLL for SerDes Applications | Austria (Johannes Kepler Univ., Linz) | |
| 8 | 60 GHz Demonstrator Chip | Brazil (University of São Paulo) | https://platform.efabless.com/projects/1431 |
| 9 | Low-Power 10-bit SAR ADC | USA1 (University of Alabama & MIT Lincoln Lab) | |
| 10 | Boost Converter for Battery-Powered IoT Applications | Greece (Aristotle University of Thessaloniki) | https://platform.efabless.com/projects/1457 |
| 11 | Radiation-Hardened ALU | USA2 (North Carolina A&T State University) | https://platform.efabless.com/projects/1593 |
| 12 | DC-DC Buck Converter for CubeSat | Chile ¹ /Argentina ² /Uruguay ³ ¹ Universidad Técnica Fed. Santa María ² Universidad Nacional del Sur & Instituto Nacional de Tecnología Industrial ³ Universidad Católica | https://platform.efabless.com/projects/1427 |
| 13 | Electrochemical Water Quality Monitoring | USA5 (University of Tennessee) | https://platform.efabless.com/projects/1469 |
| 14 | Mix-Pix - A Mixed-Signal Circuit for Smart Imaging | Chile (Universidad del Bío-Bío) | https://platform.efabless.com/projects/1494 |


Link to Article

[SSCS Magazine Article - JAN 2022](#)

Made possible with Efabless' **chipIgnite**



efabless.com/projects



caravel_fulgor_opamp public

Diego Hernando | <http://www.fundacionfulgor.org.ar/sitio/index.php>

Operational amplifier (opamp) based on the Miller topology designed in Skywater SKY130 CMOS process.

MPW-1 SKY130 2.2k




SHA1 engine public

Konrad Rzeszutek Wilk

The SHA1 engine, while not the most secure nowadays is still used by git commits and TPM PCR...


MPW-2 SKY130A 731



Caravel-SOFA-HD public

Xifan Tang | <https://sites.google.com/site/pegailardon/home>
SOFA-HD (Skywater Opensource FPGAs)


MPW-1 SKY130 1.6k



Caravel public

Sylvain Munaut | <https://github.com/PyFive-RISC-V>
Peripherals tests for future SoC targeting Micro/Circuit Python

MPW-1 SKY130 1.8k




FWPayload public

Matthew Ballance | <http://github.com/mballance>

A simple RISC-V core+peripherals subsystem for the Google-sponsored Open MPW shuttles for SKY130.

MPW-1 SKY130 962




Caravel_Astria_Testchip public

Astria Nur Irfansyah | <http://www.its.ac.id>

Test circuits consisting of synthesizable comparators for a stochastic ADC, to be submitted for...

MPW-1 SKY130 1.2k



HS32Core public

Kevin Mack Baragona | <https://github.com/hsc-latte>

Open Source Hardware Processor

MPW-1 SKY130 1.4k



10_bit_potentiometric_DAC public

Sameer S Durgoji | <https://www.vlsisystemdesign.com/>

Design of a 10 Bit Potentiometric Digital to Analog Converter with 3.3V analog voltage, 1.8V...

MPW-2 SKY130A 1.1k

T I N Y




TALKS
webcast

But, Where is TinyML?


Cheetah SoC

- Targets applications that involve a trained ML models to process low speed sensor data/signal including audio.
- Has ML and Security accelerators






Cheetah SoC Iterations



Cheetah SoC V1
Taped out: Sept. 23
Caravel



Cheetah SoC V2
Tape out: Nov. 23
Open Frame



More Information about
Efabless and chipIgnite



<https://efabless.com/>

Join the Open Source Silicon
Community



<https://open-source-silicon.dev/>



Thank you!



Copyright Notice

This multimedia file is copyright © 2023 by tinyML Foundation. All rights reserved. It may not be duplicated or distributed in any form without prior written approval.

tinyML[®] is a registered trademark of the tinyML Foundation.

www.tinyml.org



Copyright Notice

This presentation in this publication was presented as a tinyML® Talks webcast. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org