tinyML. Talks

Enabling Ultra-low Power Machine Learning at the Edge

"Neural Architecture Search for Tiny Devices"

Swarnava Dey – Senior Scientist, TCS Research

April 10, 2023



www.tinyML.org





Executive Strategic Partners





The Leading Development Platform for Edge ML

edgeimpulse.com

Qualcom Al research

Advancing AI research to make efficient AI ubiquitous

Power efficiency

Personalization

Model design, compression, quantization, algorithms, efficient hardware, software tool

Continuous learning, contextual, always-on, privacy-preserved, distributed learning

Efficient learning

Robust learning through minimal data, unsupervised learning, on-device learning

A platform to scale Al across the industry



IoT/IIoT Automotive



Mobile

Accelerate Your Edge Compute

SYNTIANT Making Edge Al A Reality

www.syntiant.com



Platinum Strategic Partners

Renesas is enabling the next generation of AI-powered solutions that will revolutionize every industry sector.





renesas.com



DEPLOY VISION AI AT THE EDGE AT SCALE





Gold Strategic Partners



ANALOG DEVICES

AHEAD OF WHAT'S POSSIBLE™

Where what if becomes what is.

Witness potential made possible at analog.com.



Easily deploy your tinyML solutions with Arduino Pro

D

arduino.cc/pro





arm AI











Powering tinyML Innovation

Arm Al Virtual Tech Talks

The latest in AI trends, technologies & best practices from Arm and our Ecosystem Partners.

Demos, code examples, workshops, panel sessions and much more!

Fortnightly Tuesday @ 4pm GMT/8am PT

Find out more: www.arm.com/techtalks

© 2022 Arm



NEUROMORPHIC INTELLIGENCE FOR THE SENSOR-EDGE



www.innatera.com



The Right Edge Al fools Can Make r Break Your Next Smart IoT Product





STMicroelectronics provides extensive solutions to make tiny Machine Learning easy





EXCEPTIONAL EXPERIENCES

We engineer exceptional experiences for consumers in the home, at work, in the car, or on the go.

www.synaptics.com



















Silver Strategic Partners

















Join Growing tinyML Communities:



13.9k members in47 Groups in 39 Countries

tinyML - Enabling ultra-low Power ML at the Edge

https://www.meetup.com/tinyML-Enabling-ultra-low-Power-ML-at-the-Edge/



4k members & 11.6k followers

The tinyML Community <u>https://www.linkedin.com/groups/13694488/</u>









Subscribe to tinyML YouTube Channel for updates and notifications *(including this video)* <u>www.youtube.com/tinyML</u>

tinyN 4.33K su	1L 9.1	k subscribe	ers, 537 via	deos with <mark>3</mark>	10k views
	PEOS PLAYLISTS	COMMUNITY	CHANNELS	about Q	
13	terreport reference to the second	Cry Call Face barry on Mobile CPU Winter Reserved Res	Properties of the second secon	1 On design family: Other demos	
On Device Learning	On Device Learning -	Oon Device Learning	On Device Learning	On Device Learning	On Device Learning
Forum - Professors	Manuel Roveri: Is on	Forum - Warren Gros	Forum - Yiran Chen:	Forum - Hiroku	Forum - Song Han: O
106 views • 4 days ago	138 views • 4 days ago	54 views • 4 days ago	47 views • 4 days ago	132 views ∙ 4 days ago	137 views • 4 days ago
Join the tinyML Challenge!	 encode de la construir de la construi	Why not just use public data?	Saldow Verical	Toyle Start: Cay to program - a normal -	1:03:24
tinyML Smart Weather	r tinyML Talks	tinyML Talks	tinyML Talks	tinyML Smart Weather	tinyML Trailblazers
Station Challenge	Singapore:	Shenzhen: Data	Singapore:	Station with Syntiant	August with Vijay
122 views • 4 days ago	262 views •	511 views •	229 views •	265 views •	286 views •
	2 weeks ago	3 weeks ago	3 weeks ago	3 weeks ago	1 month ago
		Convected/oral Meural Meterories (C)	1	Harimana awar Al Mide Operator 51 59:44	A transmer A tran
tinyML Auto ML	tinyML Auto ML	tinyML Talks Germany:	tinyML Trailblazers	tinyML Auto ML	tinyML Auto ML
Tutorial with SensiML	Tutorial with Qeexo	Neural network	with Yoram Zylberberg	Tutorial with Nota AI	Tutorial with Neuton
351 views •	462 views •	374 views •	133 views •	287 views •	336 views •
1 month ago	2 months ago	2 months ago	2 months ago	2 months ago	2 months ago
Challenges - Critical - Service - Service	Complete - Self Driving Care, C	a 11:00:8	Pecifical / genary apple poer michaely r de Calego and Pecifical / genary apple poer michaely r de Calego and Pecifical / genary apple poer michaely r de Calego and apple poer michaely r de	1:53:0	5. Introduction size compared
tinyML Challenge	tinyML Talks South	tinyML Talks: The new	tinyML Talks	tinyML Auto ML Forum	tinyML Auto ML Forum
2022: Smart weather	. Africa - What is	Neuromorphic Analo	Shenzhen: 分享主题	- Paneldiscussion	- Demos
		• • • • • • • • • • • • • • • • • • • •			
378 views •	214 views •	448 views •	159 views •	190 views •	545 views •





FOUNDATION

EMEA 2023

ТΙ

https://www.tinyml.org/event/emea-2023

More sponsorships are available: sponsorships@tinyML.org



Reminders







tinyml.org/forums youtube.com/tinyml



Please use the Q&A window for your questions





Swarnava Dey



Swarnava Dey is a Senior Scientist at TCS Research working on embedded vision systems. He is an M.Tech from IIT, Kharagpur, and currently pursuing PhD there in robustness, verifiability and explainability of Embedded Deep Neural Networks and Neuro Symbolic AI. He has 30+ granted patents, 25+ research papers, and is an author of Towards Data Science: https://medium.com/@qswadey. His publication details can be found at his Google Scholar page:https://scholar.google.co.in/citations?hl=en&user=aFpl wjEAAAJ



Building on belief

Neural Architecture Search for Tiny Devices

A Hardcore Technical Tutorial In tinyML Talks, 10th April 2023

Swarnava Dey



- <u>NAS research</u> Automatically generate better architectures than handcrafted models; benchmark accuracy on NAS Bench dataset & ImageNet
- <u>NAS for TinyML</u> Automatically customize & optimize DNNs for multiple constraints [accuracy, model size, SRAM usage (runtime memory), #MACs, latency, energy usage...]

- NAS research Automatically generate better architectures than handcrafted models; benchmark accuracy on NAS Bench dataset & ImageNet
- NAS for TinyML Automatically customize & optimize DNNs for multiple constraints [accuracy, model size, SRAM usage (runtime memory), #MACs, latency, energy usage...]

NAS SOTA - Differential, one-shot NAS - DARTS & DARTS-based

- ✓ DARTS works out of the box <u>https://github.com/quark0/darts</u>
- ✓ Default implementation single-objective accuracy
- ✓ Difficult to get ready version that allows integration of my preferred objectives

- NAS research Automatically generate better architectures than handcrafted models; benchmark accuracy on NAS Bench dataset & ImageNet
- NAS for TinyML Automatically customize & optimize DNNs for multiple constraints [accuracy, model size, SRAM usage (runtime memory), #MACs, latency, energy usage...]
- NAS SOTA Differential, one-shot NAS DARTS & DARTS-based
 - ✓ DARTS works out of the box <u>https://github.com/quark0/darts</u>
 - ✓ Default implementation single-objective accuracy
 - ✓ Difficult to get ready version that allows integration of my preferred objectives
 - Heuristic / Sample based NAS are obsolete
 - For searching tiny models the overhead is marginalized
 - ✓ Easy to integrate preferred objectives

- NAS research Automatically generate better architectures than handcrafted models; benchmark accuracy on NAS Bench dataset & ImageNet
- NAS for TinyML Automatically customize & optimize DNNs for multiple constraints [accuracy, model size, SRAM usage (runtime memory), #MACs, latency, energy usage...]
- NAS SOTA Differential, one-shot NAS DARTS & DARTS-based
 - ✓ DARTS works out of the box <u>https://github.com/quark0/darts</u>
 - ✓ Default implementation single-objective accuracy
 - ✓ Difficult to get ready version that allows integration of my preferred objectives
- Heuristic / Sample based NAS are obsolete
 - ✓ For searching tiny models the overhead is marginalized
 - ✓ Easy to integrate preferred objectives

NAS for TinyML

- ✓ Large many-layered networks, complex connections not required
- ✓ Accurate multi-objective conformance, platform API support highly required
- MCUNet V1 & V2, μ-NAS, Micronets... have their merits & demerits. We may often need to tweak existing frameworks - <u>understanding NAS helps</u>

Today's Agenda

- ✤ SOTA NAS research & TinyML
- ⋆ A **naive** method to generate DNN
- Enhancing the method using Reinforcement Learning
- ✤ Other optimization techniques for Sample-based NAS
- Gradient-based, one-shot NAS
- Take-home points

Started with RL using RNN¹, Q-Learning² to generate architecture



[1] Neural Architecture Search with Reinforcement Learning, Barret Zoph, Quoc V. Le, <u>https://arxiv.org/abs/1611.01578</u>
 [2] Designing Neural Network Architectures using Reinforcement Learning, Bowen Baker *et al.*, <u>https://arxiv.org/abs/1611.02167</u>



Started with RL using RNN¹, Q-Learning² to generate architecture Next two big innovations were cellular search space³ and parameter sharing⁴



[1] Neural Architecture Search with Reinforcement Learning, Barret Zoph, Quoc V. Le, <u>https://arxiv.org/abs/1611.01578</u>
 [2] Designing Neural Network Architectures using Reinforcement Learning, Bowen Baker *et al.*, <u>https://arxiv.org/abs/1611.02167</u>
 [3] Learning Transferable Architectures for Scalable Image Recognition, Barret Zoph *et al.*, <u>https://arxiv.org/abs/1707.07012</u>
 [4] Efficient Neural Architecture Search via Parameter Sharing, Hieu Pham *et al.*, <u>https://arxiv.org/pdf/1802.03268.pdf</u>



Started with RL using RNN¹, Q-Learning² to generate architecture Next two big innovations were cellular search space³ and parameter sharing⁴ Meanwhile Evolutionary⁵, Bayesian NAS⁶ pushed the NAS optimization SOTA



[1] Neural Architecture Search with Reinforcement Learning, Barret Zoph, Quoc V. Le, <u>https://arxiv.org/abs/1611.01578</u>
 [2] Designing Neural Network Architectures using Reinforcement Learning, Bowen Baker *et al.*, <u>https://arxiv.org/abs/1611.02167</u>
 [3] Learning Transferable Architectures for Scalable Image Recognition, Barret Zoph *et al.*, <u>https://arxiv.org/abs/1707.07012</u>
 [4] Efficient Neural Architecture Search via Parameter Sharing, Hieu Pham *et al.*, <u>https://arxiv.org/pdf/1802.03268.pdf</u>
 [5] Regularized Evolution for Image Classifier Architecture Search, Esteban Real *et al.*

[6] Parallelised Bayesian Optimisation via Thompson Sampling, Kirthevasan Kandasamy et al.



Started with RL using RNN¹, Q-Learning² to generate architecture Next two big innovations were cellular search space³ and parameter sharing⁴ Meanwhile Evolutionary⁵, Bayesian NAS⁶ pushed the NAS optimization SOTA Next came the game changer DARTS⁷. It used earlier innovations.



Neural Architecture Search with Reinforcement Learning, Barret Zoph, Quoc V. Le, <u>https://arxiv.org/abs/1611.01578</u>
 Designing Neural Network Architectures using Reinforcement Learning, Bowen Baker *et al.*, <u>https://arxiv.org/abs/1611.02167</u>
 Learning Transferable Architectures for Scalable Image Recognition, Barret Zoph *et al.*, <u>https://arxiv.org/abs/1707.07012</u>
 Efficient Neural Architecture Search via Parameter Sharing, Hieu Pham *et al.*, <u>https://arxiv.org/pdf/1802.03268.pdf</u>
 Regularized Evolution for Image Classifier Architecture Search, Esteban Real *et al.* Parallelised Bayesian Optimisation via Thompson Sampling, Kirthevasan Kandasamy *et al.* DARTS: Differentiable Architecture Search, Hanxiao Liu *et al.*, <u>https://arxiv.org/abs/1806.09055</u>



Started with RL using RNN¹, Q-Learning² to generate architecture Next two big innovations were cellular search space³ and parameter sharing⁴ Meanwhile Evolutionary⁶, Bayesian NAS⁷ pushed the NAS optimization SOTA Next came the game changer DARTS⁵. It used earlier innovations. All paved the way for searching larger, more accurate nets much faster

- I had to drop many deserving papers due to space constraints
- This goal is not important for TinyML applications.
- However, let's remember 2-MetaQNN, 3-NASNet, 4-ENAS, 5-DARTS, 6-AE, & 7-BO

[1] Neural Architecture Search with Reinforcement Learning, Barret Zoph, Quoc V. Le, <u>https://arxiv.org/abs/1611.01578</u>
 [2] Designing Neural Network Architectures using Reinforcement Learning, Bowen Baker *et al.*, <u>https://arxiv.org/abs/1611.02167</u>
 [3] Learning Transferable Architectures for Scalable Image Recognition, Barret Zoph *et al.*, <u>https://arxiv.org/abs/1707.07012</u>
 [4] Efficient Neural Architecture Search via Parameter Sharing, Hieu Pham *et al.*, <u>https://arxiv.org/pdf/1802.03268.pdf</u>
 [5] Regularized Evolution for Image Classifier Architecture Search, Esteban Real *et al.* [6] Parallelised Bayesian Optimisation via Thompson Sampling, Kirthevasan Kandasamy *et al.* [7] DARTS: Differentiable Architecture Search, Hanxiao Liu *et al.*, <u>https://arxiv.org/abs/1806.09055</u>

1000-layer DNN for MCUs ? - 20-30 layer DNN fits ; Global search space good enough; complex, unexpected interconnect⁸ OK ; Training smaller models marginalizes many problems



[8] SwiftNet: Using Graph Propagation as Meta-knowledge to Search Highly Representative Neural Architectures, Cheng et al.



1000-layer DNN for MCUs ? - 20-30 layer DNN fits ; Global search space good enough; complex, unexpected interconnect⁸ OK ; Training smaller models marginalizes many problems For TinyML model size, peak RAM usage, #MAC are highly important Evaluation, measurement of KPIs, reward engineering are important



[8] SwiftNet: Using Graph Propagation as Meta-knowledge to Search Highly Representative Neural Architectures, Cheng et al.



1000-layer DNN for MCUs ? - 20-30 layer DNN fits ; Global search space good enough; complex, unexpected interconnect⁸ OK ; Training smaller models marginalizes many problems For TinyML model size, peak RAM usage, #MAC are highly important Evaluation, measurement of KPIs, reward engineering are important MCUNet v1⁹ & v2¹⁰ are top class works - based on one shot NAS¹¹, Search Space reduction highest FLOPs within SRAM constraint - closely tied with TinyEngine IR for HW params

[8] SwiftNet: Using Graph Propagation as Meta-knowledge to Search Highly Representative Neural Architectures, Cheng *et al.*[9] MCUNet: Tiny Deep Learning on IoT Devices, Ji Lin *et al.*, https://arxiv.org/pdf/2007.10319
[10] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning, Ji Lin *et al.*, <u>https://arxiv.org/abs/2110.15352</u>
[11] Understanding and Simplifying One-Shot Architecture Search, Bender *et al.*, <u>https://proceedings.mlr.press/v80/bender 18a</u>



μ-NAS¹² based on AE & BO, use working sets to approximate PMU & #MAC for latency

[8] SwiftNet: Using Graph Propagation as Meta-knowledge to Search Highly Representative Neural Architectures, Cheng *et al.*[9] MCUNet: Tiny Deep Learning on IoT Devices, Ji Lin *et al.*, https://arxiv.org/pdf/2007.10319
[10] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning, Ji Lin *et al.*, https://arxiv.org/abs/2110.15352
[11] Understanding and Simplifying One-Shot Architecture Search, Bender *et al.*, https://proceedings.mlr.press/v80/bender 18a
[12] µNAS: Constrained Neural Architecture Search for Microcontrollers, Edgar Liberis *et al.*, https://arxiv.org/pdf/2010.14246

1000-layer DNN for MCUs ? - 20-30 layer DNN fits ; Global search space good enough; complex, unexpected interconnect⁸ OK ; Training smaller models marginalizes many problems
For TinyML model size, peak RAM usage, #MAC are highly important
Evaluation, measurement of KPIs, reward engineering are important
MCUNet v1⁹ & v2¹⁰ are top class works - based on one shot NAS¹¹, Search Space reduction highest
FLOPs within SRAM constraint - closely tied with TinyEngine IR for HW params
μ-NAS¹² based on AE & BO, use working sets to approximate PMU & #MAC for latency
MicroNets¹³ most promising: DARTS + latency, memory, energy - all approximated by #FLOPS, MO optimization DARTS Loss + 'some regularizer' - not clear: https://github.com/liyunsheng13/micronet

[10] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning, Ji Lin *et al.*, <u>https://arxiv.org/abs/2110.15352</u>
[11] Understanding and Simplifying One-Shot Architecture Search, Bender *et al.*, <u>https://proceedings.mlr.press/v80/bender 18a</u>
[12] µNAS: Constrained Neural Architecture Search for Microcontrollers, Edgar Liberis *et al.*, <u>https://arxiv.org/pdf/2010.14246</u>
[13] MicroNets: Neural Network Architectures for Deploying TinyML Applications on Commodity Microcontrollers, Colby Banbury *et al.*, https://arxiv.org/abs/2010.11267

[14] Latency-Aware Differentiable Neural Architecture Search, Yuhui Xu et al., https://arxiv.org/abs/2001.06392

NAS Research & TinyML: Reward Engineering



Generally, for NAS reward is ACC - proven on benchmark datasets TinyML objective: Pareto Optimal - one objective can't be improved without making another worse argmin $\alpha \in A \{ 1.0 - ACC(\alpha), SIZE(\alpha), PMU(\alpha), LAT(\alpha) \}$ Easiest method - treat all other objectives as constraints (comes from platform)



NAS Research & TinyML: Reward Engineering

Generally, for NAS reward is ACC - proven on benchmark datasets TinyML objective: Pareto Optimal - one objective can't be improved without making another worse argmin $\alpha \in A \{ 1.0 - ACC(\alpha), SIZE(\alpha), PMU(\alpha), LAT(\alpha) \}$ Easiest method - treat all other objectives as constraints (comes from platform) DPP-Net¹⁵ - ACC, #params, inference time, memory usage on actual hardware MONAS¹⁶ - scalarization: R = α *ACC - (1- α)*ENERGY μ -NAS¹² - scalarization: $L^{t}(\alpha) = \max(\lambda_{1}^{t}(1.0 - ACC(\alpha)), \lambda_{2}^{t}PMU(\alpha), \lambda_{3}^{t}SIZE(\alpha), \lambda_{4}^{t}MACS(\alpha))$

[15] DPP-Net: Device-aware Progressive Search for Pareto-optimal Neural Architectures, Jin-Dong Dong *et al.*, https://arxiv.org/abs/1806.08198

[16] MONAS: Multi-Objective Neural Architecture Search using Reinforcement Learning, Chi-Hung Hsu *et al.*, https://arxiv.org/abs/1806.10332

NAS Research & TinyML: Reward Engineering

Generally, for NAS reward is ACC - proven on benchmark datasets TinyML objective: Pareto Optimal - one objective can't be improved without making another worse argmin $\alpha \in A \{ 1.0 - ACC(\alpha), SIZE(\alpha), PMU(\alpha), LAT(\alpha) \}$ Easiest method - treat all other objectives as constraints (comes from platform) DPP-Net¹⁵ - ACC, #params, inference time, memory usage on actual hardware MONAS¹⁶ - scalarization: R = α *ACC - $(1-\alpha)$ *ENERGY μ -NAS¹² - scalarization: $L^{t}(\alpha) = max(\lambda_{1}^{t}(1.0 - ACC(\alpha)), \lambda_{2}^{t}PMU(\alpha), \lambda_{3}^{t}SIZE(\alpha), \lambda_{4}^{t}MACS(\alpha))$ MicroNets¹³ - using regularizer with DARTS: $\sum_{k=1}^{K} z_{k} / \theta_{k} / - how$?

[15] DPP-Net: Device-aware Progressive Search for Pareto-optimal Neural Architectures, Jin-Dong Dong *et al.*, https://arxiv.org/abs/1806.08198

[16] MONAS: Multi-Objective Neural Architecture Search using Reinforcement Learning, Chi-Hung Hsu *et al.*, https://arxiv.org/abs/1806.10332

The Naive Neural Architecture Search: Model

- input images $x \in \mathbb{R}^{hxwxc}$ from an input space X, and a set of labels $x \in \mathbb{R}$ from an output space Y
- Mapping $\eta: X, Y, P \to \mathcal{M}(\theta)$
- $\mathcal{M}^{m}(\Theta \Box) \circ \ldots \mathscr{N}^{2}(\Theta_{2}) \circ \mathscr{N}^{t}(\Theta_{1})$, where each layer implementation \mathscr{N}^{i} is parametrized by Θ_{i} , and implements the functionality f_{i}



• $y = f \Box (f \Box_{\neg}(...(f_1(x))...))$, where each f_i can be an affine transform, non-linear transform, etc.

Naive NAS: Representing $f \square (f \square_{-1}(...(f_1(x))...))$

- 1. Assign identifiers for each component of the architecture
- Let the encoding of a single layer be: [<layer type><input><output><kernel size><stride><padding>...]
- 3. Let the architecture be a concatenation of all such layers in sequence:

[[<layer 1><param 1><param 2>...] [<layer 2><param 1><param 2>...] [<layer n><param 1><param 2>...]]

	Operation	Params	Values	Operation	Encoding
e:	Conv2D	Kernel size	{1,3,}	Conv2D	1
		Out	{16,32,}	Linear	2
		Channel		MaxPool2D	3
	1247	In Channel	{16,32}		
		Strido	<i>∫</i> 1 2\	BN	4
.]		Stride	\ ⊥, ∠∫	Softmax	5
	Linear	In	{10,64,}		
1		Out	{10,64,}		
	Softmax				

Algorithm 1: Naive NAS - Random Architecture Search

Initialize: Set max_layers, max_params, max_score, Layers, Params, Values lists & empty architecture **n**

while **p** < max_score do

for each *I* in Layers do

for each *h* in **Params** [*I*] do

2. $I [h] \leftarrow random_choice (Values [h])$

3. Append *I* to architecture *n*

4. Convert string architecture \boldsymbol{n} to $\mathcal{M}(\boldsymbol{\theta})$

5. Train and evaluate *M*(θ) to get *ACC, SIZ, RAM, MAC*

6. Convert ACC, SIZ, RAM, MAC into a weighted score p

CS Research



for each *I* in Layers do

for each *h* in **Params**

random_apply(**n**[*I* [*h*]], Values(*h*))

- Problems of Naive NAS
 - ***** Learns nothing, better architecture are NOT generated progressively
 - ***** We may get a good architecture, but no guarantee when



Problems of Naive NAS

- ***** Learns nothing, better architecture are NOT generated progressively
- We may get a good architecture, but no guarantee when

? How to make the search intelligent?

- Consider and incorporate the feedback generated from the evaluation of the network
- Should strive for generating progressively better architectures

Problems of Naive NAS

- * Learns nothing, better architecture are NOT generated progressively
- * We may get a good architecture, but no guarantee when
- **?** How to make the search intelligent?
 - Consider and incorporate the feedback generated from the evaluation of the network
 - Should strive for generating progressively better architectures

Sometimes however, it works surprisingly well*

[*] Random Search and Reproducibility for Neural Architecture Search, Liam Li, Ameet Talwalkar, Proceedings of The 35th Uncertainty in Artificial Intelligence Conference, PMLR, 2020

Problems of Naive NAS

- ***** Learns nothing, better architecture are NOT generated progressively
- * We may get a good architecture, but no guarantee when
- **?** How to make the search intelligent?
 - Consider and incorporate the feedback generated from the evaluation of the network
 - Should strive for generating progressively better architectures

- 9
- Sometimes however, it works surprisingly well*
- Making the search intelligent is just putting it into one of the existing formulae not very difficult if we know the formula & understand our problem

[*] Random Search and Reproducibility for Neural Architecture Search, Liam Li, Ameet Talwalkar, Proceedings of The 35th Uncertainty in Artificial Intelligence Conference, PMLR, 2020

Reinforcement Learning Based NAS: Model

- → We model the search (NAS *agent*) as Markov Decision Process (MDP)
- Agent starts with an initial architecture *n* its initial *state*
- States are associated with *n*, identified by a state vector
- From one *state* other *states* can be generated by modifying *n*
- ➡ Modifying *n* is taking some *action*
- There can be several choices of action from a current state
- Why are we doing all these? We want the agent to choose best *actions*

RL NAS: How to Identify the Best Action?

- Agent aims to take actions, such that a *reward* value is maximized
- **Reward** represents the feedback that agent receives from *environment*
- Reward can be the *validation accuracy*



RL NAS: How to Identify the Best Action?

- Agent aims to take actions, such that a *reward* value is maximized
- Reward represents the feedback that agent receives from environment
- ➡ Reward can be the validation accuracy
- Reward can be *immediate* or in distant *future* for a state trajectory

$$R_t = \rho_{t_1} + \gamma \rho_{t_2} + \gamma^2 \rho_{t_3} + \dots$$

RL NAS: Value of a State Transition

- Need to associate a *value* for transition from one state to other on an action
- Cumulative *value* of a state transition from $C \square_1$ to $C \square_2$, on an *action* α

$$V(C_{t_1}, \alpha) = \rho^{\alpha}_{C_{t_1}C_{t_2}} + \gamma \mathbb{V}_{C_{t_2}}$$

RL NAS: Value of a State Transition

- Need to associate a *value* for transition from one state to other on an action
- Cumulative *value* of a state transition from $C \square_1$ to $C \square_2$, on an *action* α

$$V(C_{t_1}, \alpha) = \rho^{\alpha}_{C_{t_1}C_{t_2}} + \gamma \mathbb{V}_{C_{t_2}}$$

A greedy strategy considers the maximum expected reward starting from C□₂

$$V(C_{t_1}, \alpha_{t_1}) = \rho_{C_{t_1}C_{t_2}}^{\alpha_{t_1}} + \gamma \max_{\alpha_{t_2}} V(C_{t_2}, \alpha_{t_2})$$

• $V(\circ) \rightarrow action-value function$ and the individual $V(C \square, \alpha) \rightarrow Q$ -values

Algorithm 2: RL NAS

```
Initialize: Set max score, Layers, Params, Values lists, empty
architecture n, action set \mathcal{A} & state set \mathcal{C}
while p < max score do
 for each I in Layers do
                                                                           EXPLORE
     for each h in Params [1] do
         2. I[h] \leftarrow random choice (Values [h])
     3. Append I to architecture n
     4. Update A with \alpha, C with C_{a}
 4. Convert string architecture \boldsymbol{n} to \mathcal{M}(\boldsymbol{\theta})
                                                                                   EVALUATE
  5. Train and evaluate \mathcal{M}(\theta) to get ACC, SIZ, RAM, MAC
 6. Convert ACC, SIZ, RAM, MAC into a weighted score p
  for each C_{\mu} in C do
    for each \alpha in \mathcal{A} do
    7. Use C_n, \alpha, \rho, V(C_n, \alpha) to train \mathcal{M}(\theta)
```

Algorithm 2: RL NAS

Initialize: Set max_layers, max_params, max_score, Layers, Params, Values lists, empty architecture \boldsymbol{n} , & action set $\boldsymbol{\mathcal{A}}$

EXPLOIT

while **p** < max score do

lf *random_value* < **ε** do

1. EXPLORE

else do

for each *I* in Layers do

2. $C_{n+1} \leftarrow \mathcal{M}(\theta) (C_n)$ 3. $I \leftarrow C_{n+1}$

4. Append *I* to architecture *n*

7. EVALUATE

Research

Case Study: RL-NAS

Generating Tiny Deep Neural Networks for ECG Classification on MCU, Shalini Mukhopadhyay, Swarnava Dey, Avik Ghose (TCS Research), Pragya Singh (IIIT-D), Pallab Dasgupta (IIT KGP) IEEE Percom 2023



Case Study: RL-NAS



RL based NAS (MetaQNN²) - ECG Atrial Fibrillation, Smoking episode, & Hand Gesture 3000 iterations, 90 hours (A100), 20-layer, 225 KB model with SOTA F1 score for ECG-AF MO - ACC, SIZE, SRAM, #MAC: $\mathbf{R} = (\mathbf{W}_{\mathbf{A}}\mathbf{A}\mathbf{C}\mathbf{C} + \sum_{\mathbf{i}} \mathbf{W} \exp(\mathbf{w}_{\mathbf{i}}\mathbf{P}_{\mathbf{i}})) / \sum |\mathbf{W}|$



Generating Tiny Deep Neural Networks for ECG Classification on Micro-controllers, Mukhopadhyay et al., IEEE Percom 2023 **CS** Research Inventing for impact

Algorithm 3: EVO NAS

Initialize: Set max_score, max_pop, Layers, Params, Values lists, empty architecture \mathbf{n} , action set \mathcal{A} & state set \mathcal{C}

1. POPULATION $\leftarrow \{\phi\}$

for 1... max_score do

2. *n*, $\mathcal{A} \leftarrow \mathsf{EXPLORE}$

3. *ρ* ← EVALUATE(*π*)

4. *POPULATION*.append(**π**, *Α*, *ρ*)

 $mut_rate \leftarrow 1.0$

for 1... max_score do

5. parent ← POPULATION.fittest()

6. *child* ← *mutate*(*parent*, *mut_rate*)

(contd.)

for 1... *max_score* do

7. parent \leftarrow POPULATION.fittest()

8. *Child*, $A \leftarrow mutate(parent, mut_rate)$

9. $\boldsymbol{\rho} \leftarrow \text{EVALUATE}(child)$

10. POPULATION.append(child, A, p)

11. POPULATION.remove_least_fits()

12. Update *mut_rate*

13. *final_architectures* \leftarrow *POPULATION.fittest()*

Points to Note

- The main approach is sampling architectures randomly, evaluating, learning to sample better architectures in an informed manner
 - Sequentially building network
- Reward is completely decoupled from search
 - Discrete choices for layers and params

DARTS: Differentiable NAS

Considers a fixed network a number of *cells*

Cells have nodes, connectivity (ops) is searched





DARTS: Differentiable NAS

Considers a fixed network a number of *cells* Cells have nodes, connectivity (ops) is searched training training $X^{(i)} = \sum_{i < i} O^{(i,j)}(X^{(i)})$ $X^{(i)} = \sum_{i < j} O^{(i,j)}(X^{(i)})$ $X^{(i)} = \sum_{i < j} O^{(i,j)} (X^{(i)})$ (c) (a) (b) $-o^{(i,j)}(x) = \sum_{\alpha \in \mathcal{O}} ((exp(\alpha^{(i,j)}_{\alpha})) / (\sum_{\alpha' \in \mathcal{O}} exp(\alpha^{(i,j)}_{\alpha'})) * o(x))$

Algorithm 4: DARTS – Differentiable Architecture Search

Set max_layers, max_params, Create a mixed operation **o^(i,j) parametrized by a**^(i,j) for each edge **(i, j)**

while not converged do

1. Update architecture α by descending $\nabla \alpha L_{val}(w - \xi \nabla w L_{train}(w, \alpha), \alpha)$

($\xi = 0$ if using first-order approximation)

2. Update weights **w** by descending $\nabla wL_{train}(w, \alpha)$

3. Discretize for the final architecture based on the learned \pmb{a} .

4. Re-train

$$min_{\alpha}L_{val}(\alpha, argmin_{w}L_{train}(\alpha, w)) \approx \nabla \alpha L_{val}(w - \xi \nabla w L_{train}(\alpha, w))$$

Take Home Points

- Gordon Moore is no more. Moore's law is supposed to reach saturation levels. Still, it seems that the capacity of tiny devices will keep increasing in this decade
- Consequently, we have to search larger & complex networks for *Edge* devices
- Thus multi-objective, one-shot differential NAS is *the* research direction for TinyML
- Meanwhile, this tutorial showed that the existing multi-objective, sample-based NAS methods are <u>quite usable</u> for the next few years

Thank You for bearing with me! 😊





Copyright Notice

This multimedia file is copyright © 2023 by tinyML Foundation. All rights reserved. It may not be duplicated or distributed in any form without prior written approval.

tinyML[®] is a registered trademark of the tinyML Foundation.

www.tinyml.org



Copyright Notice

This presentation in this publication was presented as a tinyML[®] Talks webcast. The content reflects the opinion of the author(s) and their respective companies. The inclusion of presentations in this publication does not constitute an endorsement by tinyML Foundation or the sponsors.

There is no copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies and may contain copyrighted material. As such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

tinyML is a registered trademark of the tinyML Foundation.

www.tinyml.org