Benchmarking and modeling of analog and digital SRAM in-memory computing architectures